Patents Examined by Olik Chaudhuri
-
Patent number: 8962366Abstract: In one implementation, a chemical detection device is described. The device includes a chemically-sensitive field effect transistor including a floating gate conductor coupled to a gate dielectric and having an upper surface, and a sensing material on the upper surface. The device also includes a fill material defining a reaction region extending above the sensing material, the reaction region overlying and substantially aligned with the floating gate conductor.Type: GrantFiled: January 28, 2013Date of Patent: February 24, 2015Assignee: Life Technologies CorporationInventors: Jonathan Putnam, Shifeng Li
-
Patent number: 8962451Abstract: In a wafer processing method, grooves are formed on the front side of a wafer along all division lines extending in a first direction and along all division lines extending in a second direction perpendicular to the first direction. Each groove has a depth corresponding to a finished thickness of each device in the wafer. The wafer is cut into four sectorial wafer quarters. A protective member is provided on the front side of each wafer quarter; and the back side of the wafer quarter is ground to reduce the thickness of the wafer quarter to the finished thickness until the grooves are exposed to the back side of the wafer quarter, thereby dividing the wafer quarter into the individual devices.Type: GrantFiled: October 17, 2013Date of Patent: February 24, 2015Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 8956957Abstract: In a wafer processing method, a wafer is cut along a division line extending in a first direction through the center of the wafer and along a division line extending in a second direction through the center of the wafer, thereby generating four sectorial wafer quarters. Grooves are formed on the front side of each wafer quarter along other division lines extending in a grid, each groove having a depth corresponding to a finished thickness of each device formed on the wafer quarter. A protective member is provided on the front side of each wafer quarter; and the wafer quarter is held through the protective member on a chuck table. The back side is then ground to reduce the thickness of the wafer quarter until the grooves are exposed to the back side of the wafer quarter, thereby dividing the wafer quarter into the individual devices.Type: GrantFiled: October 17, 2013Date of Patent: February 17, 2015Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 8956956Abstract: A wafer processing method includes: a protective member providing step of providing a protective member on the front side of a wafer; a wafer quarter generating step of cutting the wafer along the division line extending in a first direction through the center of the wafer and along the division line extending in a second direction perpendicular to the first direction through the center of the wafer, thereby generating four sectorial wafer quarters; a back grinding step of grinding the back side of each wafer quarter to reduce the thickness of the wafer quarter; a frame providing step of supporting the wafer quarter through an adhesive tape to an annular frame; and a wafer quarter dividing step of fully cutting the wafer quarter along all of the division lines extending in the first and second directions, thereby dividing the wafer quarter into the individual devices.Type: GrantFiled: October 17, 2013Date of Patent: February 17, 2015Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Patent number: 8952500Abstract: A semiconductor device comprises a substrate, a through-silicon via (TSV) penetrating the substrate, a plurality of first interconnect structures, right above the TSV, configured for electrically coupling the TSV to a higher-level interconnect, a second interconnect structure traversing the TSV from the top and being configured for interconnect routing of an active device and a plurality of dummy metal patterns, right above the TSV, electrically isolated from the TSV, the first interconnect structures and the second interconnect structure.Type: GrantFiled: March 15, 2013Date of Patent: February 10, 2015Assignee: IPEnval Consultant Inc.Inventors: Chao-Yuan Huang, Yueh-Feng Ho, Ming-Sheng Yang, Hwi-Huang Chen
-
Patent number: 8951870Abstract: Various embodiments form strained and relaxed silicon and silicon germanium fins on a semiconductor wafer. In one embodiment a semiconductor wafer is formed. The semiconductor wafer comprises a substrate, a dielectric layer, and a strained silicon germanium (SiGe) layer. At least one region of the strained SiGe layer is transformed into a relaxed SiGe region. At least one strained SiGe fin is formed from a first strained SiGe region of the strained SiGe layer. At least one relaxed SiGe fin is formed from a first portion of the relaxed SiGe region. Relaxed silicon is epitaxially grown on a second strained SiGe region of the strained SiGe layer. Strained silicon is epitaxially grown on a second portion of the relaxed SiGe region. At least one relaxed silicon fin is formed from the relaxed silicon. At least one strained silicon fin is formed from the strained silicon.Type: GrantFiled: March 14, 2013Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Bruce Doris, Ali Khakifirooz, Tenko Yamashita, Chun-chen Yeh
-
Patent number: 8946030Abstract: Disclosed is a method of forming a dummy gate in manufacturing a field effect transistor. The method includes a first process of exposing a workpiece having a polycrystalline silicon layer to plasma of HBr gas, and a second process of further exposing the workpiece to the plasma of HBr gas after the first process. The first process includes etching the polycrystalline silicon layer to form a dummy semiconductor part having a pair of side surfaces from the polycrystalline silicon layer, and forming a protection film based on a by-product of etching on the pair of side surfaces in such a manner that the thickness of the protection film becomes smaller toward a lower end of the dummy semiconductor part.Type: GrantFiled: December 17, 2013Date of Patent: February 3, 2015Assignee: Tokyo Electron LimitedInventors: Motoki Noro, Tai-Chuan Lin, Shinji Kawada
-
Patent number: 8946018Abstract: Some embodiments include methods of forming semiconductor constructions. A heavily-doped region is formed within a first semiconductor material, and a second semiconductor material is epitaxially grown over the first semiconductor material. The second semiconductor material is patterned to form circuit components, and the heavily-doped region is patterned to form spaced-apart buried lines electrically coupling pluralities of the circuit components to one another. At least some of the patterning of the heavily-doped region occurs simultaneously with at least some of the patterning of the second semiconductor material.Type: GrantFiled: August 21, 2012Date of Patent: February 3, 2015Assignee: Micron Technology, Inc.Inventors: Jaydip Guha, Shyam Surthi
-
Patent number: 8940578Abstract: Disclosed are new methods of fabricating metal oxide thin films and nanomaterial-derived metal composite thin films via solution processes at low temperatures (<400° C.). The present thin films are useful as thin film semiconductors, thin film dielectrics, or thin film conductors, and can be implemented into semiconductor devices such as thin film transistors and thin film photovoltaic devices.Type: GrantFiled: March 14, 2013Date of Patent: January 27, 2015Assignees: Northwestern University, Polyera CorporationInventors: Antonio Facchetti, Tobin J. Marks, Mercouri G. Kanatzidis, Myung-Gil Kim, William Christopher Sheets, He Yan, Yu Xia
-
Patent number: 8940634Abstract: A method of forming overlapping contacts in a semiconductor device includes forming a first contact in a dielectric layer; etching the dielectric layer to form a recess adjacent to the first contact and removing a top portion of the first contact while etching the dielectric layer, wherein a bottom portion of the first contact remains in the dielectric layer after the recess is formed in the dielectric layer; and forming a second contact in the recess adjacent to the bottom portion of the first contact and on top of a top surface of the bottom portion of the first contact.Type: GrantFiled: June 29, 2011Date of Patent: January 27, 2015Assignees: International Business Machines Corporation, GLOBALFOUNDRIES, Inc., STMicroelectronics, Inc.Inventors: Brett H. Engel, Lindsey Hall, David F. Hilscher, Randolph F. Knarr, Steven R. Soss, Jin Z. Wallner
-
Patent number: 8940579Abstract: Disclosed are new methods of fabricating metal oxide thin films and nanomaterial-derived metal composite thin films via solution processes at low temperatures (<400° C.). The present thin films are useful as thin film semiconductors, thin film dielectrics, or thin film conductors, and can be implemented into semiconductor devices such as thin film transistors and thin film photovoltaic devices.Type: GrantFiled: March 15, 2013Date of Patent: January 27, 2015Assignees: Northwestern University, Polyera CorporationInventors: Antonio Facchetti, Tobin J. Marks, Mercouri G. Kanatzidis, Myung-Gil Kim, William Christopher Sheets, He Yan, Yu Xia
-
Patent number: 8936952Abstract: An object is to provide a manufacturing method of a semiconductor device in which a defect in characteristics due to a crack occurring in a semiconductor device is reduced. Provision of a crack suppression layer formed of a metal film in the periphery of a semiconductor element makes it possible to suppress a crack occurring from the outer periphery of a substrate and reduce damage to the semiconductor element. In addition, even if the semiconductor device is subjected to physical forces from the outer periphery in separation and transposition steps, progression (growth) of a crack to the semiconductor device can be suppressed by the crack suppression layer.Type: GrantFiled: June 8, 2011Date of Patent: January 20, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akihiro Chida
-
Patent number: 8937299Abstract: A method for forming fin field effect transistors includes forming a dielectric layer on a silicon substrate, forming high aspect ratio trenches in the dielectric layer down to the substrate, the high aspect ratio including a height to width ratio of greater than about 1:1 and epitaxially growing a non-silicon containing semiconductor material in the trenches using an aspect ratio trapping process to form fins. The one or more dielectric layers are etched to expose a portion of the fins. A barrier layer is epitaxially grown on the portion of the fins, and a gate stack is formed over the fins. A spacer is formed around the portion of the fins and the gate stack. Dopants are implanted into the portion of the fins. Source and drain regions are grown over the fins using a non-silicon containing semiconductor material.Type: GrantFiled: August 14, 2013Date of Patent: January 20, 2015Assignee: International Business Machines CorporationInventors: Anirban Basu, Cheng-Wei Cheng, Amlan Majumdar, Ryan M. Martin, Uzma Rana, Devendra K. Sadana, Kuen-Ting Shiu, Yanning Sun
-
Patent number: 8937319Abstract: A third insulating layer is formed in a periphery region of a substrate over a first surface (main surface) of the substrate so as to straddle a second semiconductor layer closest to a guard ring layer and a second semiconductor layer closest to the second semiconductor layer. In other words, the third insulating layer is formed to cover a portion of the first semiconductor layer, which is exposed to the first surface (main surface) of the substrate and which is between the second semiconductor layers. Thereby, the third insulating layer electrically insulates the metal layer from the portion of the first semiconductor layer, which is exposed to the first surface (main surface) of the substrate and which is between the second semiconductor layers.Type: GrantFiled: March 2, 2012Date of Patent: January 20, 2015Assignee: Shindengen Electric Manufacturing Co., Ltd.Inventors: Yusuke Maeyama, Ryohei Osawa, Yoshitaka Araki, Yoshiyuki Watanabe
-
Patent number: 8933475Abstract: A light emitting device 1 according to an embodiment includes a planar alumina substrate, a semiconductor light-emitting element mounted on the alumina substrate, and a phosphor layer. The phosphor layer includes a silicone resin layer provided to cover an upper surface and a side surface of the semiconductor light-emitting element and a phosphor emitting visible light by being excited with light emitted from the semiconductor light-emitting element. The phosphor is dispersed in the silicone resin layer. The alumina substrate has a water absorption rate of 5% or more and 60% or less, and an adhesion strength between the alumina substrate and the silicone resin layer is 1 N or more.Type: GrantFiled: September 11, 2012Date of Patent: January 13, 2015Assignees: Kabushiki Kaisha Toshiba, Toshiba Materials Co., Ltd.Inventors: Katsutoshi Nakagawa, Yasumasa Ooya, Yoshitaka Funayama, Daichi Usui
-
Patent number: 8927311Abstract: A MEMS device (40) includes a base structure (42) and a microstructure (44) suspended above the structure (42). The base structure (42) includes an oxide layer (50) formed on a substrate (48), a structural layer (54) formed on the oxide layer (50), and an insulating layer (56) formed over the structural layer (54). A sacrificial layer (112) is formed overlying the base structure (42), and the microstructure (44) is formed in another structural layer (116) over the sacrificial layer (112). Methodology (90) entails removing the sacrificial layer (112) and a portion of the oxide layer (50) to release the microstructure (44) and to expose a top surface (52) of the substrate (48). Following removal, a width (86) of a gap (80) produced between the microstructure (44) and the top surface (52) is greater than a width (88) of a gap (84) produced between the microstructure (44) and the structural layer (54).Type: GrantFiled: February 16, 2011Date of Patent: January 6, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Andrew C. McNeil, Yizhen Lin, Lisa Z. Zhang
-
Patent number: 8928083Abstract: A method of fabricating an electronic device includes the following steps. A SOI wafer is provided having a SOI layer over a BOX. An oxide layer is formed over the SOI layer. At least one first set and at least one second set of fins are patterned in the SOI layer and the oxide layer. A conformal gate dielectric layer is selectively formed on a portion of each of the first set of fins that serves as a channel region of a transistor device. A first metal gate stack is formed on the conformal gate dielectric layer over the portion of each of the first set of fins that serves as the channel region of the transistor device. A second metal gate stack is formed on a portion of each of the second set of fins that serves as a channel region of a diode device.Type: GrantFiled: August 15, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Isaac Lauer, Chung-Hsun Lin, Jeffrey W. Sleight
-
Patent number: 8921214Abstract: A method for fabricating a variable resistance memory device includes forming an oxygen-deficient first metal oxide layer over a first electrode, forming an oxygen-rich second metal oxide layer over the first metal oxide layer, treating the first and second metal oxide layers with hydrogen-containing plasma, forming an oxygen-rich third metal oxide layer, and forming a second electrode over the third metal oxide layer.Type: GrantFiled: March 15, 2013Date of Patent: December 30, 2014Assignee: SK Hynix Inc.Inventors: Kee-Jeung Lee, Beom-Yong Kim, Wan-Gee Kim, Woo-Young Park
-
Patent number: 8916928Abstract: When forming sophisticated multiple gate transistors and planar transistors in a common manufacturing sequence, the threshold voltage characteristics of the multiple gate transistors may be intentionally “degraded” by selectively incorporating a dopant species into corner areas of the semiconductor fins, thereby obtaining a superior adaptation of the threshold voltage characteristics of multiple gate transistors and planar transistors. In advantageous embodiments, the incorporation of the dopant species may be accomplished by using the hard mask, which is also used for patterning the self-aligned semiconductor fins.Type: GrantFiled: September 27, 2013Date of Patent: December 23, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Tim Baldauf, Andy Wei, Tom Herrmann, Stefan Flachowsky, Ralf Illgen
-
Patent number: 8912099Abstract: A method of manufacturing a semiconductor device includes forming a first layer on a semiconductor layer, forming a second layer on the first layer, forming a patterned mask on the second layer, etching and removing a portion of the second layer that is not covered by the patterned mask, wet etching the first layer to a width which is less than the width of the patterned mask, after the wet etching, forming an insulating layer on the semiconductor layer, removing the first layer and the second layer to form an opening in the insulating layer, and forming a gate electrode on a surface of the semiconductor layer exposed through the opening.Type: GrantFiled: July 30, 2013Date of Patent: December 16, 2014Assignee: Mitsubishi Electric CorporationInventors: Kenichiro Kurahashi, Yoshitaka Kamo, Yoshitsugu Yamamoto