Patents Examined by Peter M Albrecht
  • Patent number: 11688811
    Abstract: A field-effect transistor including an active zone comprises a source, a channel, a drain and a control gate, which is positioned level with the channel, allowing a current to flow through the channel between the source and drain along an x-axis, the channel comprising: a first edge of separation with the source; and a second edge of separation with the drain; the channel being compressively or tensilely strained, wherein the channel includes a localized perforation or a set of localized perforations along at least the first and/or second edge of the channel so as to also create at least one shear strain in the channel. A process for fabricating the transistor is provided.
    Type: Grant
    Filed: December 16, 2020
    Date of Patent: June 27, 2023
    Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES
    Inventors: Emmanuel Augendre, Maxime Argoud, Sylvain Maitrejean, Pierre Morin, Raluca Tiron
  • Patent number: 11682681
    Abstract: A method for manufacturing an active matrix substrate includes: (A) a step of forming a laminated film including a lower conductive film, a lower insulating film, and a semiconductor film in this order on a substrate; (B) a step of forming a first resist layer; (C) a step of performing a patterning on the laminated film, the step including, in the first formation region, forming the first substructure including a first lower conductive layer, a first lower insulating layer, and a first semiconductor layer respectively formed from the lower conductive film, the lower insulating film, and the semiconductor film, and (D) a step of forming source and drain electrodes electrically connected to the first semiconductor layer.
    Type: Grant
    Filed: October 14, 2020
    Date of Patent: June 20, 2023
    Assignee: SHARP KABUSHIKI KAISHA
    Inventor: Hidenobu Kimoto
  • Patent number: 11682688
    Abstract: A photoelectric converting device including: a semiconductor layer with a front surface and a back surface, the semiconductor layer including a photoelectric conversion portion; a wire structure including an insulating film, the wire structure being disposed on the front surface of the semiconductor layer; a first insulator portion disposed in a trench provided in the semiconductor layer; and a second insulator portion disposed between the first insulator portion and the insulating film, wherein the first insulator portion has a maximum width larger than a maximum width of the second insulator portion.
    Type: Grant
    Filed: October 22, 2019
    Date of Patent: June 20, 2023
    Assignee: Canon Kabushiki Kaisha
    Inventors: Keita Torii, Hideki Ina
  • Patent number: 11670710
    Abstract: A high electron mobility transistor includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer. The composition of the first III-V compound layer and the second III-V compound layer are different from each other. A shallow recess, a first deep recess and a second deep recess are disposed in the second III-V compound layer. The first deep recess and the second deep recess are respectively disposed at two sides of the shallow recess. The source electrode fills in the first deep recess and contacts the top surface of the first III-V compound layer. A drain electrode fills in the second deep recess and contacts the top surface of the first III-V compound layer. The shape of the source electrode and the shape of the drain electrode are different from each other. A gate electrode is disposed on the shallow recess.
    Type: Grant
    Filed: December 7, 2021
    Date of Patent: June 6, 2023
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Po-Kuang Hsieh, Shih-Hung Tsai
  • Patent number: 11670641
    Abstract: The transparent display includes a substrate and a plurality of frame traces. The substrate includes a transparent display region and a frame region defined on a left side, a right side, and an upper side of the transparent display region. The plurality of frame traces are disposed in the frame region, and each frame trace includes a hollow portion and a conductive portion surrounding the hollow portion. B disposing the hollow portion in each frame trace to improve a transmittance of each frame trace, thereby improving a transparency of the frame region, reducing a risk of disconnection, and improving a product yield.
    Type: Grant
    Filed: December 4, 2019
    Date of Patent: June 6, 2023
    Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
    Inventors: Zhuhui Li, Yong Fan
  • Patent number: 11658186
    Abstract: The present disclosure provides an array substrate, including: a base, and at least one lead structure disposed on the base. The lead structure includes a first conductive structure and a conductive semiconductor structure, and an orthographic projection of the conductive semiconductor structure on the base at least partially overlaps an orthographic projection of the first conductive structure on the base.
    Type: Grant
    Filed: August 1, 2019
    Date of Patent: May 23, 2023
    Assignee: BOE TECHNOLOGY GROUP CO., LTD.
    Inventor: Hongfei Cheng
  • Patent number: 11649159
    Abstract: A method of fabricating suspended beam silicon carbide microelectromechanical (MEMS) structure with low capacitance and good thermal expansion match. A suspended material structure is attached to an anchor material structure that is direct wafer bonded to a substrate. The anchor material structure and the suspended material structure are formed from either a hexagonal single-crystal SiC material, and the anchor material structure is bonded to the substrate while the suspended material structure does not have to be attached to the substrate. The substrate may be a semi-insulating or insulating SiC substrate. The substrate may have an etched recess region on the substrate first surface to facilitate the formation of the movable suspended material structures. The substrate may have patterned electrical electrodes on the substrate first surface, within recesses etched into the substrate.
    Type: Grant
    Filed: September 14, 2020
    Date of Patent: May 16, 2023
    Inventors: Francis J. Kub, Karl D. Hobart, Eugene A. Imhoff, Rachael L. Myers-Ward
  • Patent number: 11646367
    Abstract: A high electron mobility transistor includes a first III-V compound layer. A second III-V compound layer is disposed on the first III-V compound layer. The composition of the first III-V compound layer and the second III-V compound layer are different from each other. A shallow recess, a first deep recess and a second deep recess are disposed in the second III-V compound layer. The first deep recess and the second deep recess are respectively disposed at two sides of the shallow recess. The source electrode fills in the first deep recess and contacts the top surface of the first III-V compound layer. A drain electrode fills in the second deep recess and contacts the top surface of the first III-V compound layer. The shape of the source electrode and the shape of the drain electrode are different from each other. A gate electrode is disposed on the shallow recess.
    Type: Grant
    Filed: December 7, 2021
    Date of Patent: May 9, 2023
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Po-Kuang Hsieh, Shih-Hung Tsai
  • Patent number: 11646324
    Abstract: A display panel includes first signal lines, second signal lines, first conductive patterns, second conductive patterns, at least one first switching unit and at least one second switching unit. An area of the first signal line is greater than that of the second signal line. Each first signal line is electrically connected to at least one first conductive pattern through at least one first switching unit. Each second signal line is electrically connected to at least one second conductive pattern through at least one second switching unit. The first switching unit includes at least one first thin film transistor, and the second switching unit includes at least one second thin film transistor. A channel width-to-length ratio of each first thin film transistor is greater than that of each second thin film transistor.
    Type: Grant
    Filed: December 18, 2020
    Date of Patent: May 9, 2023
    Assignees: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.
    Inventors: Yongda Ma, Yong Qiao, Jianbo Xian
  • Patent number: 11640968
    Abstract: A microelectronic device has bump bonds and an inductor on a die. The microelectronic device includes first lateral conductors extending along a terminal surface of the die, wherein at least some of the first lateral conductors contact at least some of terminals of the die. The microelectronic device also includes conductive columns on the first lateral conductors, extending perpendicularly from the terminal surface, and second lateral conductors on the conductive columns, opposite from the first lateral conductors, extending laterally in a plane parallel to the terminal surface. A first set of the first lateral conductors, the conductive columns, and the second lateral conductors provide the bump bonds of the microelectronic device. A second set of the first lateral conductors, the conductive columns, and the second lateral conductors are electrically coupled in series to form the inductor. Methods of forming the microelectronic device are also disclosed.
    Type: Grant
    Filed: November 6, 2018
    Date of Patent: May 2, 2023
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Sreenivasan K Koduri
  • Patent number: 11631703
    Abstract: A display panel and a method for manufacturing a display panel that includes a front side and a back side, the display panel including a substrate having a plurality of electrical components provided on a front side of the substrate and integrated circuits connected to the plurality of electrical components, the integrated circuits being embedded in the substrate. A plurality of edge contacts is also provided along edges of the substrate, where the plurality of edge contacts is electrically connected with the integrated circuits. An electrically conductive layer covers at least a part of the front side of the substrate and surrounds the plurality of electrical components, where the electrically conductive layer does not physically contact the embedded integrated circuits and provides electromagnetic interference (EMI) shielding to different components of the display panel.
    Type: Grant
    Filed: June 18, 2020
    Date of Patent: April 18, 2023
    Assignee: BARCO NV
    Inventors: Wim Van Eessen, Patrick Albin Willem, Bart Van Den Bossche, Peter Leon Jean-Marie Gerets
  • Patent number: 11631705
    Abstract: A method of manufacturing a display substrate, a display substrate and a display panel are provided. The method of manufacturing a display substrate includes: infiltrating an etching point of a film group with an etching solution, to form an infiltration groove at the etching point of a film group; and patterning a remaining part of the film group at the infiltration groove, to obtain a via hole penetrating the remaining part of the film group.
    Type: Grant
    Filed: September 22, 2020
    Date of Patent: April 18, 2023
    Assignee: BOE TECHNOLOGY GROUP CO., LTD.
    Inventors: Hongda Sun, Wenjun Hou
  • Patent number: 11626520
    Abstract: According to one embodiment, a semiconductor substrate includes a first basement, a gate line, a source line, an insulating film, a first pixel electrode, and a first transistor and a second transistor connected parallel at positions between the source line and the first pixel electrode. Each of a first semiconductor layer of the first transistor and a second semiconductor layer of the second transistor includes a first region, a second region, and a channel region. The first semiconductor layer and the second semiconductor layer are in contact with a first surface that is a surface of the insulating film on the source line side. The channel region of each of the first semiconductor layer and the second semiconductor layer wholly overlaps the gate line.
    Type: Grant
    Filed: February 3, 2020
    Date of Patent: April 11, 2023
    Assignee: JAPAN DISPLAY INC.
    Inventors: Masataka Ikeda, Hirotaka Hayashi, Hitoshi Tanaka
  • Patent number: 11624961
    Abstract: The present disclosure illustrates a repair method for an active matrix substrate. The repair method includes steps: performing the broken-line inspection process to inspect whether the broken line exists on the first and second gate lines; if one first gate line is inspected to be broken, performing a source line repair-section forming process to cut off the cut portions of the second source lines disposed at two sides of a pixel electrode corresponding to a broken location of the first gate line, to form source line repair sections overlapping with the broken first gate line and the second gate line; performing a gate line repair-section forming process on the second gate line, adjacent to the broken first gate line, to cut off the cut portions of the second gate line to form a gate line repair section overlapping with the second source lines; and performing a connection process.
    Type: Grant
    Filed: November 15, 2017
    Date of Patent: April 11, 2023
    Assignee: HKC Corporation Limited
    Inventor: Huailiang He
  • Patent number: 11626425
    Abstract: A display panel includes a plurality of sub-pixel structures and a plurality of transfer elements. The sub-pixel structures include a plurality of first sub-pixel structures. A data line of each of the first sub-pixel structures is disposed adjacent to a corresponding transfer element, and a scan line of each of the first sub-pixel structures is electrically connected to the corresponding transfer element. The first sub-pixel structures include a plurality of first-type sub-pixel structures and a plurality of second-type sub-pixel structures. When the display panel displays a grayscale picture, each of the first-type sub-pixel structures has first brightness, each of the second-type sub-pixel structures has second brightness. The first brightness is less than the second brightness. A total number of the first sub-pixel structures of the display panel is A, a number of the first-type sub-pixel structures in the first sub-pixel structures is a, and 50%<(a/A)<100%.
    Type: Grant
    Filed: September 17, 2020
    Date of Patent: April 11, 2023
    Assignee: Au Optronics Corporation
    Inventors: Min-Tse Lee, Sheng-Yen Cheng, Yueh-Hung Chung, Ya-Ling Hsu, Chen-Hsien Liao
  • Patent number: 11621277
    Abstract: A joint level dielectric material layer is formed over a first alternating stack of first insulating layers and first spacer material layers. A first memory opening is formed with a tapered sidewall of the joint level dielectric material layer. A second alternating stack of second insulating layers and second spacer material layers is formed over the joint level dielectric material layer. An inter-tier memory opening is formed, which includes a volume of an second memory opening that extends through the second alternating stack and a volume of the first memory opening. A memory film and a semiconductor channel are formed in the inter-tier memory opening with respective tapered portions overlying the tapered sidewall of the joint level dielectric material layer.
    Type: Grant
    Filed: November 16, 2020
    Date of Patent: April 4, 2023
    Assignee: SANDISK TECHNOLOGIES LLC
    Inventors: Monica Titus, Zhixin Cui, Senaka Kanakamedala, Yao-Sheng Lee, Chih-Yu Lee
  • Patent number: 11616083
    Abstract: The present invention provides a display including: a substrate; a plurality of data lines disposed above the substrate; and a pixel electrode disposed above the plurality of data lines, and including: at least one first trunk and a plurality of second trunks extending along a first direction; a plurality of first branches; and a plurality of second branches, wherein distal ends of the plurality of first branches and distal ends of the plurality of second branches are staggered and connected to each other at positions corresponding to the plurality of data lines.
    Type: Grant
    Filed: November 8, 2019
    Date of Patent: March 28, 2023
    Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
    Inventors: Qi Zhang, Wu Cao
  • Patent number: 11610920
    Abstract: A pixel array substrate includes data lines, first gate lines, pixel structures, first common lines, and conductive line sets. The conductive line sets are arranged in a first direction. Each of the conductive line sets includes first conductive line groups and a second conductive line group sequentially arranged in the first direction. Each of the first conductive line groups includes second gate lines and a second common line. The second conductive line group includes first auxiliary lines and a second common line. An arrangement order of the second gate lines and the second common line of each of the first conductive line groups in the first direction are the same as an arrangement order of the first auxiliary lines and the second common line of the second conductive line group in the first direction, respectively.
    Type: Grant
    Filed: September 11, 2020
    Date of Patent: March 21, 2023
    Assignee: Au Optronics Corporation
    Inventors: Ping-Wen Chen, Min-Tse Lee, Sheng-Yen Cheng, Yueh-Hung Chung, Yueh-Chi Wu, Shu-Wen Liao, Ti-Kuei Yu, Ya-Ling Hsu, Chen-Hsien Liao
  • Patent number: 11587963
    Abstract: To enhance a charge transfer efficiency in a transfer gate having a vertical gate electrode. A solid-state imaging element includes a photoelectric conversion section, a charge accumulating section, and a transfer gate. The photoelectric conversion section is formed in a depth direction of a semiconductor substrate, and generates charges corresponding to a quantity of received light. The charge accumulating section accumulates the charges generated by the photoelectric conversion section. The transfer gate transfers the charges generated by the photoelectric conversion section to the charge accumulating section. The transfer gate includes a plurality of vertical gate electrodes which is filled to a predetermined depth from an interface of the semiconductor substrate, and at least a part of a diameter is different in the depth direction of the semiconductor substrate.
    Type: Grant
    Filed: February 13, 2018
    Date of Patent: February 21, 2023
    Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
    Inventor: Haruyuki Nakagawa
  • Patent number: 11581339
    Abstract: A pixel structure and a manufacturing method therefor, an array substrate, and a display device are provided. The pixel structure includes a pixel electrode, an active layer, a source/drain electrode layer, and a common electrode which are located on a base substrate. The pixel electrode is located between the base substrate and the common electrode. The source/drain electrode layer includes a first electrode and a second electrode which are electrically connected to the active layer, and the second electrode is electrically connected to the pixel electrode. The active layer is located between the base substrate and the source/drain electrode layer. The active layer includes a first surface close to the source/drain electrode layer. The source/drain electrode layer includes a second surface close to the active layer. Partial edge of the first surface is aligned with partial edge of the second surface.
    Type: Grant
    Filed: April 30, 2019
    Date of Patent: February 14, 2023
    Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.
    Inventors: Hao Luo, Xiaojing Qi