Patents Examined by S. V. Clark
-
Patent number: 10916502Abstract: A semiconductor device includes a semiconductor substrate, an underlying insulation layer, a conductive via and a sidewall insulation layer. The underlying insulation layer is over the semiconductor substrate. The conductive via is through the semiconductor substrate and the underlying insulation layer. The sidewall insulation layer is between the semiconductor substrate and the conductive via. The sidewall insulation layer includes a protrusion stopping at an interface between the semiconductor substrate and the underlying insulation layer, and protruding outwardly into the semiconductor substrate.Type: GrantFiled: August 14, 2018Date of Patent: February 9, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Hsin-Hung Chen, Min-Feng Kao, Hsing-Chih Lin, Jen-Cheng Liu, Dun-Nian Yaung
-
Patent number: 10910233Abstract: A semiconductor device package includes a substrate and a monolithic encapsulant. The substrate has a first surface, a second surface opposite to the first surface and a plurality of lateral surfaces extending between the first surface and the second surface. The substrate defines a first opening and a second opening that extend between the first surface and the second surface and respectively expose the plurality of lateral surfaces. The monolithic encapsulant includes a first portion disposed on the first surface of the substrate, a second portion disposed on the second surface of the substrate and a third portion disposed within the first opening and the second opening.Type: GrantFiled: April 11, 2018Date of Patent: February 2, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Chanyuan Liu
-
Patent number: 10903142Abstract: An electronic device comprises an integrated circuit (IC) die. The IC die includes a first bonding pad surface and a first backside surface opposite the first bonding pad surface; a first active device layer arranged between the first bonding pad surface and the first backside surface; and at least one stacked through silicon via (TSV) disposed between the first backside surface and the first bonding pad surface, wherein the at least one stacked TSV includes a first buried silicon via (BSV) portion having a first width and a second BSV portion having a second width smaller than the first width, and wherein the first BSV portion extends to the first backside surface and the second BSV portion extends to the first active device layer.Type: GrantFiled: May 3, 2019Date of Patent: January 26, 2021Assignee: Intel CorporationInventors: Bok Eng Cheah, Choong Kooi Chee, Jackson Chung Peng Kong, Tat Hin Tan, Wai Ling Lee
-
Patent number: 10903114Abstract: Techniques are disclosed for providing a decoupled via fill. Given a via trench, a first barrier layer is conformally deposited onto the bottom and sidewalls of the trench. A first metal fill is blanket deposited into the trench. The non-selective deposition is subsequently recessed so that only a portion of the trench is filled with the first metal. The previously deposited first barrier layer is removed along with the first metal, thereby re-exposing the upper sidewalls of the trench. A second barrier layer is conformally deposited onto the top of the first metal and the now re-exposed trench sidewalls. A second metal fill is blanket deposited into the remaining trench. Planarization and/or etching can be carried out as needed for subsequent processing. Thus, a methodology for filling high aspect ratio vias using a dual metal process is provided. Note, however, the first and second fill metals may be the same.Type: GrantFiled: September 25, 2019Date of Patent: January 26, 2021Assignee: Intel CorporationInventors: Yuriy V. Shusterman, Flavio Griggio, Tejaswi K. Indukuri, Ruth A. Brain
-
Patent number: 10886239Abstract: A method for securing an integrated circuit during the realization thereof, including the following steps: delimiting the integrated circuit into a first zone referred to as standard zone and into a second zone referred to as security zone, forming of a set of vias in the security zone, and introducing of a layer loaded with contaminant particles configured to randomly obstruct a portion of the vias, thus forming a random interconnection structure in the security zone, the random interconnection structure creating a physical unclonable function.Type: GrantFiled: October 29, 2019Date of Patent: January 5, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Stefan Landis, Hubert Teyssedre
-
Patent number: 10886175Abstract: Selective hardmask-based approaches for conductive via fabrication are described. In an example, an integrated circuit structure includes a plurality of conductive lines in an inter-layer dielectric (ILD) layer above a substrate. The plurality of conductive lines includes alternating non-recessed conductive lines and recessed conductive lines. The non-recessed conductive lines are substantially co-planar with the ILD layer, and the recessed conductive lines are recessed relative to an uppermost surface of the ILD layer. A dielectric capping layer is in recess regions above the recessed conductive lines. A hardmask layer is over the non-recessed conductive lines but not over the dielectric capping layer of the recessed conductive lines. The hardmask layer differs in composition from the dielectric capping layer. A conductive via is in an opening in the dielectric capping layer and on one of the recessed conductive lines. A portion of the conductive via is on a portion of the hardmask layer.Type: GrantFiled: December 23, 2016Date of Patent: January 5, 2021Assignee: Intel CorporationInventors: Eungnak Han, Rami Hourani, Florian Gstrein, Gurpreet Singh, Scott B. Clendenning, Kevin L. Lin, Manish Chandhok
-
Patent number: 10879164Abstract: An integrated circuit ESD bus structure includes a circuit area; a plurality of electrostatic discharge (ESD) buses; a plurality of pad groups adjacent and connected to the plurality of ESD buses; a common ESD bus; and a plurality of bonding wires configured to connect the plurality of pad groups to the common ESD bus.Type: GrantFiled: December 2, 2018Date of Patent: December 29, 2020Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Zhiguo Li
-
Patent number: 10879114Abstract: A conductive fill is provided in an opening of an interconnect layer. A seed layer is formed, a portion of which is then oxidized. The oxygen is removed in a treatment process and the surface of the de-oxidized seed layer is hydrolyzed to form a hydroxyl sublayer and moisturized. The conductive fill is formed over the hydroxyl sublayer.Type: GrantFiled: August 23, 2019Date of Patent: December 29, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Tang Wu, Chi-Hung Liao, Szu-Hua Wu, Liang-Yueh Ou Yang, Chin-Szu Lee
-
Patent number: 10879142Abstract: An electronic component includes a board, a surface mount device, a nonmagnetic resin layer, a metal shield layer, and a magnetic shield layer. The board includes first and second principal surfaces facing each other, and a magnetic body layer. The surface mount device is mounted on the first principal surface of the board. The nonmagnetic resin layer covers the surface mount device. The metal shield layer covers the nonmagnetic resin layer. The magnetic shield layer covers an entire or substantially an entire surface of the metal shield layer.Type: GrantFiled: May 9, 2019Date of Patent: December 29, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Hirokazu Yazaki
-
Patent number: 10872847Abstract: A package structure and a method for fabricating the same are provided. An electronic component such as a sensing chip and a conductive element such as a bonding wire are mounted to a carrier, encapsulated by an encapsulant, and electrically connected through a conductive layer. As such, the electronic component can further be electrically connected to the carrier through the conductive layer and the conductive element. Therefore, the sensing chip can be packaged through current packaging processes, thereby reducing the fabrication cost, shortening the fabrication time and improving the product yield.Type: GrantFiled: September 29, 2017Date of Patent: December 22, 2020Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Yi-Hsuan Liu, Mei-Chi Chen, Ying-Chou Tsai
-
Patent number: 10872853Abstract: A module with high reliability is provided by inhibiting occurrences of air bubbles caused with rise in flow resistance of resin when a sealing resin layer is formed using a die. A module includes a wiring board, components mounted over an upper face of the wiring board, and a sealing resin layer laminated over the upper face. On the upper face, the sealing resin layer includes a high-level region with a long distance from the upper face of the wiring board, a low-level region with a short distance from the upper face, and a level difference region. In a portion included in the wiring board and corresponding to the low-level region and the level difference region, a thin portion is formed so as to be thinner than the remaining portion and overlaps the low-level region at least partially in a plan view.Type: GrantFiled: October 5, 2018Date of Patent: December 22, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Issei Yamamoto
-
Patent number: 10872836Abstract: A package structure and method of manufacturing is provided, whereby heat dissipating features are provided for heat dissipation. Heat dissipating features include conductive vias formed in a die stack, thermal chips, and thermal metal bulk, which can be bonded to a wafer level device. Hybrid bonding including chip to chip, chip to wafer, and wafer to wafer provides thermal conductivity without having to traverse a bonding material, such as a eutectic material. Plasma dicing the package structure can provide a smooth sidewall profile for interfacing with a thermal interface material.Type: GrantFiled: December 21, 2018Date of Patent: December 22, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Sung-Feng Yeh, Ming-Fa Chen
-
Patent number: 10867892Abstract: A semiconductor structure includes a first die including a first surface and a second surface opposite to the first surface; a first molding surrounding the first die; and a first redistribution layer (RDL) disposed over the second surface of the first die and the first molding, and including a first dielectric layer, a first interconnect structure surrounded by the first dielectric layer, and a cooling mechanism disposed within the first dielectric layer, wherein the cooling mechanism includes a first conductive member, a second conductive member disposed opposite to the first conductive member, a first thermoelectric member and a second thermoelectric member adjacent to the first thermoelectric member; and wherein the first thermoelectric member and the second thermoelectric member extend substantially in parallel to the second surface of the first die and extend between the first conductive member and the second conductive member.Type: GrantFiled: August 22, 2019Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chih-Horng Chang, Cheng-Yen Hsieh
-
Patent number: 10867930Abstract: The present disclosure provides a packaged device that includes a first dielectric layer; a second dielectric layer, formed over the first dielectric layer, that includes a device substrate and a via extending from the first dielectric layer and through the second dielectric layer; and a third dielectric layer, formed over the second dielectric layer, that includes a conductive pillar extending through the third dielectric layer, wherein the conductive pillar is electrically coupled to the via of the second dielectric layer.Type: GrantFiled: April 8, 2019Date of Patent: December 15, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Han-Ping Pu, Hsiao-Wen Lee
-
Patent number: 10861815Abstract: Discussed generally herein are devices that include high density interconnects between dice and techniques for making and using those devices. In one or more embodiments a device can include a bumpless buildup layer (BBUL) substrate including a first die at least partially embedded in the BBUL substrate, the first die including a first plurality of high density interconnect pads. A second die can be at least partially embedded in the BRIM substrate, the second die including a second plurality of high density interconnect pads. A high density interconnect element can be embedded in the BBUL substrate, the high density interconnect element including a third plurality of high density interconnect pads electrically coupled to the first and second plurality of high density interconnect pads.Type: GrantFiled: September 5, 2019Date of Patent: December 8, 2020Assignee: Intel CorporationInventors: Weng Hong Teh, Chia-Pin Chiu
-
Patent number: 10861803Abstract: LTCC structure extends between top and bottom surfaces, with at least one cavity being formed within the structure and extending from the top surface inwardly in the direction of the bottom surface. A die is disposed within the cavity a top surface of the die is positioned flush with the top surface of the package, resulted in the shortest length of the wire box connecting the die with the LTCC structure and ultimately reducing the inductance.Type: GrantFiled: March 19, 2018Date of Patent: December 8, 2020Assignee: Scientific Components CorporationInventor: Aaron Vaisman
-
Patent number: 10840275Abstract: A patterning process for forming a double-sided electrode structure includes: providing a substrate having two opposite surfaces, wherein a first photo-sensitive layer and a second photo-sensitive layer are respectively formed on the opposite surfaces; forming a first metal nanowire layer on the first photo-sensitive layer and a second metal nanowire layer on the second photo-sensitive layer; and performing a double-sided lithography process. The lithography process includes: performing an exposure process to define a removing area and a remaining area on both of the first and the second photo-sensitive layers; and removing the first and second photo-sensitive layers and the first and second metal nanowire layers in the defined removing areas by a developer solution, thereby patterning the first and second metal nanowire layers.Type: GrantFiled: May 30, 2019Date of Patent: November 17, 2020Assignee: Cambrios Film Solutions CorporationInventors: Chung-Chin Hsiao, Siou-Cheng Lien, Chia-Yang Tsai
-
Patent number: 10825767Abstract: A semiconductor packaging structure for packaging a semiconductor chip is disclosed, the semiconductor chip comprises at least two electrodes, each of the at least two electrodes comprises at least one electrode opening, and the packaging structure comprises: a packaging chassis, provided with at least two pin electrodes respectively corresponding to the at least two electrodes; and at least two extended electrodes, each of the at least two extended electrodes being electrically connected to one of the at least two pin electrodes, and comprising at least one conductive pillar for inserting into the at least one electrode opening formed on one of the at least two electrodes.Type: GrantFiled: April 12, 2019Date of Patent: November 3, 2020Assignee: GPOWER SEMICONDUCTOR, INC.Inventor: Shufeng Zhao
-
Patent number: 10825728Abstract: A method is provided for producing at least one electrical via in a substrate, the method comprising: producing a protective layer over a component structure which has been produced or is present on a front side of the substrate; forming at least one contact hole which extends from a surface of a backside of the substrate to a contact surface of the component structure; forming a metal-containing and thus conductive lining in the at least one contact hole creating a hollow electrically conductive structure in the at least one contact hole; and applying a passivation layer over the backside of the substrate, the passivation layer spanning over the hollow electrically conductive structure for forming the at least one electrical via. Also provided is a micro-technical component comprising at least one electrical via.Type: GrantFiled: December 17, 2018Date of Patent: November 3, 2020Assignee: X-FAB Semiconductor Foundries GmbHInventors: Roy Knechtel, Sophia Dempwolf, Daniela Guenther, Uwe Schwarz
-
Patent number: 10825804Abstract: An integrated circuit includes a bottom substrate, a metal layer disposed over the bottom substrate and a hollow metal pillar disposed on the metal layer. The metal layer and the hollow metal pillar are electrically connected.Type: GrantFiled: July 15, 2019Date of Patent: November 3, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Pin Huang, Hsien-Ming Tu, Hsien-Wei Chen, Tung-Liang Shao, Ching-Jung Yang, Yu-Chia Lai