Patents Examined by Scott Stowe
-
Patent number: 8962438Abstract: Provided are a variable resistance memory device and a method of forming the same. The variable resistance memory device may include a substrate, a plurality of bottom electrodes on the substrate, and a first interlayer insulating layer including a trench formed therein. The trench exposes the bottom electrodes and extends in a first direction. The variable resistance memory device further includes a top electrode provided on the first interlayer insulating layer and extending in a second direction crossing the first direction and a plurality of variable resistance patterns provided in the trench and having sidewalls aligned with a sidewall of the top electrode.Type: GrantFiled: September 20, 2013Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jeonghee Park, Hideki Horii, Hyeyoung Park, Jin Ho Oh, Hyun-Suk Kwon
-
Patent number: 8956903Abstract: A method of forming at least one Micro-Electro-Mechanical System (MEMS) cavity includes forming a first sacrificial cavity layer over a wiring layer and substrate. The method further includes forming an insulator layer over the first sacrificial cavity layer. The method further includes performing a reverse damascene etchback process on the insulator layer. The method further includes planarizing the insulator layer and the first sacrificial cavity layer. The method further includes venting or stripping of the first sacrificial cavity layer to a planar surface for a first cavity of the MEMS.Type: GrantFiled: December 20, 2010Date of Patent: February 17, 2015Assignee: International Business Machines CorporationInventors: Russell T. Herrin, Christopher V. Jahnes, Anthony K. Stamper, Eric J. White
-
Patent number: 8952353Abstract: According to one embodiment, a semiconductor light emitting device includes a first semiconductor layer, a second semiconductor layer, a light emitting part, and a multilayered structural body. The light emitting part is provided between the first and second semiconductor layers and includes barrier layers and well layers alternately stacked. The multilayered structural body is provided between the first semiconductor layer and the light emitting part and includes high energy layers and low energy layers alternately stacked. An average In composition ratio on a side of the second semiconductor is higher than that on a side of the first semiconductor in the multilayered structural body. An average In composition ratio on a side of the second semiconductor is higher than that on a side of the first semiconductor in the light emitting part.Type: GrantFiled: August 8, 2014Date of Patent: February 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Tachibana, Hajime Nago, Toshiki Hikosaka, Shigeya Kimura, Shinya Nunoue
-
Patent number: 8946701Abstract: Embodiments of the present invention provide a thin film transistor, an array substrate and a display device. The thin film transistor comprises a gate layer, a first insulating layer, an active layer, an etch stop layer and a source/drain electrode layer, wherein the active layer is made of a metal oxide material, the first insulating layer, the active layer, the etch stop layer and the source/drain electrode layer are sequentially stacked from bottom to top, the source/drain electrode layer contains an interval separating a source electrode and a drain electrode therein, the etch stop layer is located below the interval, and the etch stop layer has a width greater than that of the interval, and the first insulating layer comprises a laminate of a first sub-insulation layer and a second sub-insulation layer, the second sub-insulation layer is in contact with the active layer and made of an oxygen-rich insulating material.Type: GrantFiled: October 25, 2012Date of Patent: February 3, 2015Assignee: BOE Technology Group Co., Ltd.Inventors: Zhanfeng Cao, Xiaoyang Tong, Qi Yao, Seongyeol Yoo
-
Patent number: 8941167Abstract: An erasable programmable single-poly nonvolatile memory includes a first PMOS transistor comprising a select gate, a first p-type doped region, and a second p-type doped region, wherein the select gate is connected to a select gate voltage, and the first p-type doped region is connected to a source line voltage; a second PMOS transistor comprising the second p-type doped region, a third p-type doped region, and a floating gate, wherein the third p-type doped region is connected to a bit line voltage; and an erase gate region adjacent to the floating gate, wherein the erase gate region is connected to an erase line voltage.Type: GrantFiled: March 8, 2012Date of Patent: January 27, 2015Assignee: Ememory Technology Inc.Inventors: Wei-Ren Chen, Te-Hsun Hsu, Shih-Chen Wang, Hsin-Ming Chen, Ching-Sung Yang
-
Patent number: 8941215Abstract: A method and structure for stabilizing an array of micro devices is disclosed. The array of micro devices is formed on an array of stabilization posts formed from a thermoset material. Each micro device includes a bottom surface that is wider than a corresponding stabilization post directly underneath the bottom surface.Type: GrantFiled: December 11, 2012Date of Patent: January 27, 2015Assignee: LuxVue Technology CorporationInventors: Hsin-Hua Hu, Andreas Bibl, John A. Higginson
-
Patent number: 8941176Abstract: An embodiment of an integrated device includes a semiconductor body, in which an STI insulating structure is formed, laterally delimiting first active areas and at least one second active area in a low-voltage region and in a power region of the semiconductor body, respectively. Low-voltage CMOS components are housed in the first active areas. Formed in the second active area is a power component, which includes a source region, a body region, a drain-contact region, and at least one LOCOS insulation region, arranged between the body region and the drain-contact region and having a prominent portion that emerges from a surface of the semiconductor body, and an embedded portion inside it. The prominent portion of the LOCOS insulation region has a volume greater than that of the embedded portion.Type: GrantFiled: September 29, 2010Date of Patent: January 27, 2015Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Causio, Paolo Colpani, Simone Dario Mariani
-
Patent number: 8941217Abstract: A semiconductor device includes a semiconductor substrate having a first side and a second side opposite the first side, an active area and a through contact area, the active area including a transistor structure having a control electrode, the through contact area including a semiconductor mesa having insulated sidewalls. The semiconductor device further includes a first metallization on the first side in the active area and a recess extending from the first side into the semiconductor substrate and between the active area and the through contact area and including in the through contact area a horizontally widening portion, the recess being at least partly filled with a conductive material forming a first conductive region in ohmic contact with the semiconductor mesa and the transistor structure. The semiconductor device also includes a control metallization on the second side and in ohmic contact with the semiconductor mesa.Type: GrantFiled: April 10, 2014Date of Patent: January 27, 2015Assignee: Infineon Technologies AGInventors: Hermann Gruber, Thomas Gross, Andreas Peter Meiser, Markus Zundel
-
Patent number: 8937294Abstract: Disclosed herein is a semiconducting nanoparticle comprising a one-dimensional semiconducting nanoparticle having a first end and a second end; where the second end is opposed to the first end; and two first endcaps, one of which contacts the first end and the other of which contacts the second end respectively of the one-dimensional semiconducting nanoparticle; where the first endcap that contacts the first end comprises a first semiconductor and where the first endcap extends from the first end of the one-dimensional semiconducting nanoparticle to form a first nanocrystal heterojunction; where the first endcap that contacts the second end comprises a second semiconductor; where the first endcap extends from the second end of the one-dimensional semiconducting nanoparticle to form a second nanocrystal heterojunction; and where the first semiconductor and the second semiconductor are chemically different from each other.Type: GrantFiled: March 15, 2013Date of Patent: January 20, 2015Inventors: Moonsub Shim, Nuri Oh, You Zhai, Sooji Nam, Peter Trefonas, Kishori Deshpande, Jake Joo
-
Patent number: 8937297Abstract: Optoelectronic device including light-emitting means in the form of nanowires (2, 3) having a core/shell-type structure and produced on a substrate (11), in which said nanowires comprise an active zone (22, 32) including at least two types of quantum wells associated with different emission wavelengths and distributed among at least two different regions (220, 221; 320, 321) of said active zone, in which the device also includes a first electrical contact zone (15) on the substrate and a second electrical contact zone (16) on the emitting means, in which said second zone is arranged so that, as the emitting means are distributed according to at least two groups, the electrical contact is achieved for each of said at least two groups at a different region of the active zone, and the electrical power supply is controlled so as to obtain the emission of a multi-wavelength light.Type: GrantFiled: December 3, 2012Date of Patent: January 20, 2015Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Philippe Gilet, Ann-Laure Bavencove
-
Patent number: 8927358Abstract: A metal-oxide-semiconductor (MOS) device having a selectable threshold voltage determined by the composition of an etching solution contacting a metal layer. The MOS device can be either a p-type or n-type MOS and the threshold voltage is selectable for both types of MOS devices. The etching solution is either an oxygen-containing solution or a fluoride-containing solution. The threshold voltage is selected by adjusting the flow rate of inert gases into an etching chamber to control the concentration of oxygen gas or nitrogen trifluoride.Type: GrantFiled: November 1, 2011Date of Patent: January 6, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Chi Wu, Ryan Chia-Jen Chen
-
Patent number: 8928042Abstract: A structure having a plurality of conductive regions insulated electrically from each other comprises a movable piece supported movably above the upper face of the conductive region, the movable piece having an electrode in opposition to the conductive region, the structure being constructed to be capable of emitting and receiving electric signals through the lower face of the conductive region, the plural conductive regions being insulated by sequentially connected oxidized regions formed from an oxide of a material having through-holes or grooves.Type: GrantFiled: May 29, 2009Date of Patent: January 6, 2015Assignee: Canon Kabushiki KaishaInventors: Atsushi Kandori, Chienliu Chang, Makoto Takagi
-
Patent number: 8907426Abstract: In a semiconductor device, a first active region has a first ?-shape, and the second active region has a second ?-shape. When a line that is perpendicular to the substrate and passes a side surface of a first gate electrode in the first region is defined as a first vertical line, when a line that is perpendicular to the substrate and passes a side surface of a second gate electrode in the second region is defined as a second vertical line, when a shortest distance between the first vertical line and the first trench is defined as a first horizontal distance, and when a shortest distance between the second vertical line and the second trench is defined as a second horizontal distance, a difference between the first horizontal distance and the second horizontal distance is equal to or less than 1 nm.Type: GrantFiled: June 3, 2013Date of Patent: December 9, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Suk Shin, Myung-Sun Kim, Seong-Jin Nam, Pan-Kwi Park, Hoi-Sung Chung, Nae-In Lee
-
Patent number: 8907371Abstract: An LED package includes a light transmissive encapsulation, an LED die embedded in the encapsulation from a bottom surface of the encapsulation, a positive electrode electrically connected to an anode of the LED die, and a negative electrode electrically connected to a cathode of the LED die. The encapsulation includes a light emitting surface opposite to the bottom surface thereof. The LED die includes a front surface for outputting light outward, and a back surface opposite to the front surface. The front surface is covered by the encapsulation and faces the light emitting surface of the encapsulation. The back surface is exposed outside. A light emitting device is provided by mounting the LED package to a circuit board. The circuit board has a heat conductor connecting with the LED die.Type: GrantFiled: October 28, 2011Date of Patent: December 9, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Shiun-Wei Chan, Chih-Hsun Ke, Chao-Hsiung Chang
-
Patent number: 8896016Abstract: An LED lighting module includes a substrate and an LED chip mounted on the substrate. The substrate includes a base made of metal and an insulating layer. The base includes a principal surface and a raised portion above the principal surface. The insulating layer covers the principal surface of the base and exposes at least a part of the raised portion. The LED chip is supported on the raised portion.Type: GrantFiled: May 16, 2013Date of Patent: November 25, 2014Assignee: Rohm Co., Ltd.Inventor: Hiroyoshi Sakaguchi
-
Patent number: 8884325Abstract: An exemplary LED module includes an LED and a lens covering the LED. The lens includes a light-guiding portion over the LED and retaining portions protruding downwardly from the light-guiding portion. The LED includes a substrate, a first electrode and a second electrode mounted on the substrate, and an LED chip electrically connecting the first electrode and the second electrode respectively. Through holes are defined in the first electrode and the second electrode, respectively. Each retaining portion includes a first rugged portion and a second rugged portion. The retaining portions are inserted into the through holes correspondingly, the first rugged portion connects glue filled in a corresponding through hole, and the second rugged portion abuts the substrate, whereby the lens and the substrate are securely connected together.Type: GrantFiled: May 17, 2013Date of Patent: November 11, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Chao-Hsiung Chang, Hopu-Te Lin
-
Patent number: 8878194Abstract: A method for fabricating a semiconductor element according to the present disclosure includes the steps of: (A) forming a first silicon carbide semiconductor layer of a first conductivity type on a semiconductor substrate; (B) forming a first mask to define a body region on the first silicon carbide semiconductor layer; (C) forming a body implanted region of a second conductivity type in the first silicon carbide semiconductor layer using the first mask; (D) forming a sidewall on side surfaces of the first mask; (E) defining a dopant implanted region of the first conductivity type and a first body implanted region of the second conductivity type in the first silicon carbide semiconductor layer using the first mask and the sidewall; and (F) thermally treating the first silicon carbide semiconductor layer.Type: GrantFiled: September 3, 2012Date of Patent: November 4, 2014Assignee: Panasonic CorporationInventors: Masahiko Niwayama, Masao Uchida
-
Patent number: 8878188Abstract: A rare earth oxide gate dielectric on III-N material grown on a silicon substrate includes a single crystal stress compensating template positioned on a silicon substrate. The stress compensating template is substantially crystal lattice matched to the surface of the silicon substrate. A GaN structure is positioned on the surface of the stress compensating template and substantially crystal lattice matched thereto. An active layer of single crystal III-N material is grown on the GaN structure and substantially crystal lattice matched thereto. A single crystal rare earth oxide dielectric layer is grown on the active layer of III-N material.Type: GrantFiled: February 22, 2013Date of Patent: November 4, 2014Assignee: Translucent, Inc.Inventors: Rytis Dargis, Robin Smith, Andrew Clark, Erdem Arkun, Michael Lebby
-
Patent number: 8871642Abstract: Provided is a method of forming a pattern, including (a) forming a chemically amplified resist composition into a film, (b) exposing the film to light, (c) developing the exposed film with a developer containing an organic solvent, and (d) rinsing the developed film with a rinse liquid containing an organic solvent, which rinse liquid has a specific gravity larger than that of the developer.Type: GrantFiled: August 26, 2011Date of Patent: October 28, 2014Assignee: FUJIFILM CorporationInventors: Yuichiro Enomoto, Shinji Tarutani, Sou Kamimura, Keita Kato, Kana Fujii
-
Patent number: 8872295Abstract: A thin film photovoltaic device comprising a relief textured transparent cover plate, a layer of transparent conductive oxide having a layer thickness of less than 700 nm, a light absorbing active layer and a reflective back electrode, where the layer of transparent conductive oxide is a non-textured layer.Type: GrantFiled: March 31, 2011Date of Patent: October 28, 2014Assignees: DSM IP Assets B.V., Schüco TF GmbH & Co., KGInventors: Ko Hermans, Benjamin Slager, Bart Clemens Kranz, Andreas Hofmann