Patents Examined by Sitaramarao S Yechuri
  • Patent number: 12169773
    Abstract: An optoelectronic synaptic memristor includes: a bottom electrode layer, a porous structure layer modified with quantum dots, a two-dimensional material layer, a transparent top electrode layer, and a waveguide layer, which are arranged in sequence from top to bottom, wherein the waveguide is ridge shaped for light conduction, comprising a wedge-shaped output terminal, wherein: through the wedge-shaped output terminal of the waveguide, light is vertically injected into the two-dimensional material layer and the porous structure layer modified with the quantum dots. By integrating the waveguide and the optoelectronic memristor, the present invention obtains the highly controlled characteristics with high alignment and confinement for light effect on the device and has advantages in realizing optoelectronic synergy in the optoelectronic synaptic memristors.
    Type: Grant
    Filed: September 21, 2021
    Date of Patent: December 17, 2024
    Assignee: BEIHANG UNIVERSITY
    Inventors: Anping Huang, Yuhang Ji, Qin Gao, Mei Wang, Zhisong Xiao
  • Patent number: 12166051
    Abstract: An apparatus includes a substrate on which a pixel with a color filter is formed. The pixel includes a first conversion portion and a second conversion portion in an in-plane direction of the substrate, the second conversion portion having a lower sensitivity to light than a sensitivity of the first conversion portion. In a depth direction of the substrate, the apparatus includes a first member between the first conversion portion and the color filter and a second member between the second conversion portion and the color filter in a depth direction of the substrate. The first member is adjacent to the second member in the in-plane direction of the substrate. A refractive index of the first member is higher than a refractive index of the second member.
    Type: Grant
    Filed: July 29, 2021
    Date of Patent: December 10, 2024
    Assignee: Canon Kabushiki Kaisha
    Inventor: Hiroshi Ikakura
  • Patent number: 12165912
    Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes a substrate having an active region and an isolation region. The semiconductor structure includes gate stacks on the substrate that extend over the active region and the isolation region. The semiconductor structure includes a gate spacer on sidewalls of the gate stacks. The semiconductor structure includes an interlevel dielectric (ILD) layer over the substrate and implanted with one or more dopants, the ILD layer having a top implanted portion over a bottom nonimplanted portion. The top implanted portion seals an air gap between a sidewall of the ILD layer and the gate spacer.
    Type: Grant
    Filed: June 26, 2023
    Date of Patent: December 10, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Hung-Chang Sun, Akira Mineji, Ziwei Fang
  • Patent number: 12159928
    Abstract: A semiconductor device including: a semiconductor substrate; a temperature sensing unit provided on a front surface of the semiconductor substrate; an anode pad and a cathode pad electrically connected with the temperature sensing unit; a front surface electrode being set to a predetermined reference potential; and a bidirectional diode unit electrically connected in a serial bidirectional way between the cathode pad and the front surface electrode is provided. The bidirectional diode unit may be arranged between the anode pad and the cathode pad on the front surface.
    Type: Grant
    Filed: August 24, 2021
    Date of Patent: December 3, 2024
    Assignee: FUJI ELECTRIC CO., LTD.
    Inventors: Shigeki Sato, Ryu Araki, Hiroshi Miyata, Soichi Yoshida
  • Patent number: 12154989
    Abstract: A semiconductor device includes a thin-film transistor. The thin-film transistor comprises an oxide semiconductor layer, a gate insulating layer, a gate electrode overlapped on the oxide semiconductor layer through the gate insulating layer, a source electrode in contact with the oxide semiconductor layer, a drain electrode in contact with the oxide semiconductor layer and n (n is a natural number) metal layer(s) in contact with the oxide semiconductor layer and disposed across the oxide semiconductor layer between the source electrode and the drain electrode. The oxide semiconductor layer has (n+1) channel regions between the source electrode and the drain electrode in a plan view.
    Type: Grant
    Filed: November 10, 2021
    Date of Patent: November 26, 2024
    Assignee: Japan Display Inc.
    Inventors: Akihiro Hanada, Takuo Kaitoh
  • Patent number: 12142619
    Abstract: Some embodiments relate to an integrated circuit, comprising: a pixel, comprising: a photodetection region; and a drain configured to discard charge carriers from within a semiconductor region of the pixel outside of the photodetection region. Some embodiments relate to an integrated circuit, comprising: a pixel, comprising: a photodetection region; and a drain configured to discard charge carriers from the photodetection region, wherein the drain comprises a semiconductor region and the semiconductor region is contacted by a metal contact. Some embodiments relate to an integrated circuit, comprising: a pixel, comprising: a photodetection region; and a drain configured to discard charge carriers from the photodetection region, wherein the drain comprises a semiconductor region that to which electrical contact is made through a conductive path that does not include a polysilicon electrode.
    Type: Grant
    Filed: October 30, 2020
    Date of Patent: November 12, 2024
    Assignee: Quantum-Si Incorporated
    Inventors: Farshid Ghasemi, Todd Rearick
  • Patent number: 12142701
    Abstract: A semiconductor light receiving element in which a photodiode is formed on the main surface side of a first semiconductor substrate, and a cone ave mirror reflecting an incident light toward the light receiving element. The concave mirror comprises a flat first surface of the second semiconductor substrate that is transparent to the incident light, a convex surface formed in a convex shape toward the side opposite to the first surface on the second surface side opposite to the first surface, and a reflective film formed on the convex surface, and the incident light entering from the first surfaceside is reflected by the reflective film to a condensing positionnear the first surface, and the light receiving element was fixed to the first surface so as to overlap the light focusing position of the concave mirror.
    Type: Grant
    Filed: November 22, 2023
    Date of Patent: November 12, 2024
    Assignee: Dexerials Corporation
    Inventors: Takatomo Isomura, Etsuji Omura
  • Patent number: 12142518
    Abstract: The present application discloses a method for fabricating a semiconductor device including: providing a photomask including an opaque layer on a mask substrate and surrounding a translucent layer on the mask substrate; forming a pre-process mask layer on a device stack; patterning the pre-process mask layer using the photomask to form a patterned mask layer including a mask region corresponding to the opaque layer, a trench region corresponding to the translucent layer, and a via hole corresponding to the mask opening of via feature; performing a damascene etching process to form a via opening and a trench opening in the device stack. The device stack includes a first dielectric layer on a substrate, a first etch stop layer on the first dielectric layer, and a second dielectric layer on the first etch stop layer. The damascene etching process forms the trench opening having a bottom on the first etch stop layer.
    Type: Grant
    Filed: March 23, 2022
    Date of Patent: November 12, 2024
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Wei-Chen Pan
  • Patent number: 12119367
    Abstract: A method for forming a composite substrate containing layers of dissimilar materials is provided. The method includes a step of disposing a release layer over a base substrate where the base substrate is composed of a first material. A template layer is attached to the release layer. Characteristically, the template layer is composed of a second material and adapted to form a compound semiconductor device thereon.
    Type: Grant
    Filed: July 26, 2021
    Date of Patent: October 15, 2024
    Assignees: University of Southern California, California Institute of Technology, InPi LLC
    Inventors: Rehan Rashid Kapadia, Khaled Ahmed, Frank Greer
  • Patent number: 12119369
    Abstract: A display device includes a light emitting area, a non-light emitting area surrounding the light emitting area, and a separation area spaced apart from the light emitting area, the non-light emitting area disposed between the light emitting area and the separation area; a bank disposed in the non-light emitting area; a first alignment electrode and a second alignment electrode that extend from the light emitting area through the non-light emitting area to the separation area; light emitting elements electrically connected to at least one of the first alignment electrode and the second alignment electrode; a first contact electrode disposed in the separation area and electrically connected to the first alignment electrode; and a second contact electrode disposed in the separation area and electrically connected to the second alignment electrode.
    Type: Grant
    Filed: September 8, 2021
    Date of Patent: October 15, 2024
    Assignee: SAMSUNG DISPLAY CO., LTD.
    Inventors: Seul Ki Kim, Seon Beom Ji, Tae Ha Jin, Dong Hwan Kim
  • Patent number: 12120862
    Abstract: The method includes: providing a substrate, the substrate including a first region and a second region; forming an insulating layer on the substrate; etching a portion of the insulating layer in the second region, the insulating layer in the first region being configured as a first insulating layer, a remaining portion of the insulating layer in the second region being configured as a second insulating layer; forming a first barrier layer covering the first insulating layer and a second barrier layer covering the second insulating layer; etching the first barrier layer, a portion of the second barrier layer and the first insulating layer to form a through hole in the first insulating layer, and to form a hole segment in the second barrier layer; and removing the first barrier layer and the second barrier layer.
    Type: Grant
    Filed: September 9, 2021
    Date of Patent: October 15, 2024
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Jinping Sun, Liang Zhao, Wenfeng Wang
  • Patent number: 12113137
    Abstract: A SPAD-type photodiode comprising a depletion area in a first portion of a semiconductor substrate of a first conductivity type and further comprising a gate electrically-insulated from the substrate, extending into the substrate from an upper surface of the substrate, and separating the first portion of the substrate from a second portion. The photodiode further comprises a first region of the second conductivity type extending from the upper surface of the substrate into the second portion.
    Type: Grant
    Filed: September 23, 2021
    Date of Patent: October 8, 2024
    Assignee: Commissariat à l'Énergie Atomique et aux Énergies Alternatives
    Inventors: François Ayel, Olivier Saxod, Norbert Moussy
  • Patent number: 12113141
    Abstract: An optical sensing apparatus is provided. The optical sensing apparatus includes a substrate, one or more pixels supported by the substrate, where each of the one or more pixels includes an absorption region, a field control region, a first contact region, a second contact region and a carrier confining region. The field control region and the first contact region are doped with a dopant of a first conductivity type. The second contact region is doped with a dopant of a second conductivity type. The carrier confining region includes a first barrier region and a channel region, where the first barrier region is doped with a dopant of the second conductivity type and has a first peak doping concentration, and where the channel region is intrinsic or doped with a dopant of the second conductivity type and has a second peak doping concentration lower than the first peak doping concentration.
    Type: Grant
    Filed: May 12, 2022
    Date of Patent: October 8, 2024
    Assignee: Artilux, Inc.
    Inventors: Yun-Chung Na, Chien-Yu Chen, Yen-Ju Lin
  • Patent number: 12113086
    Abstract: Apparatus and methods for sensing long wavelength light are described herein. A semiconductor device includes: a carrier; a device layer on the carrier; a semiconductor layer on the device layer, and an insulation layer on the semiconductor layer. The semiconductor layer includes isolation regions and pixel regions. The isolation regions are or include a first semiconductor material. The pixel regions are or include a second semiconductor material that is different from the first semiconductor material.
    Type: Grant
    Filed: August 9, 2023
    Date of Patent: October 8, 2024
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Yun-Wei Cheng, Chun-Hao Chou, Kuo-Cheng Lee, Ying-Hao Chen
  • Patent number: 12107119
    Abstract: A semiconductor structure comprises a semiconductor substrate including a first silicon substrate component having a first crystalline orientation and a second silicon substrate component over the first silicon substrate and having a second crystalline orientation different from the first crystalline orientation. The semiconductor substrate defines a trench extending through the second silicon substrate component and at least partially within the first silicon substrate component. A gallium nitride structure is disposed within the trench of the semiconductor substrate.
    Type: Grant
    Filed: September 20, 2021
    Date of Patent: October 1, 2024
    Assignee: International Business Machines Corporation
    Inventors: Effendi Leobandung, Tze-Chiang Chen
  • Patent number: 12107178
    Abstract: A sensor device provided in the disclosure includes a sensor substrate, a first transparent layer, a collimator layer, and a lens. The first transparent layer is disposed on the sensor substrate, wherein the first transparent layer defines an alignment structure. The collimator layer is disposed on the first transparent layer. The lens is disposed on the collimator layer.
    Type: Grant
    Filed: December 29, 2021
    Date of Patent: October 1, 2024
    Assignee: HIMAX TECHNOLOGIES LIMITED
    Inventors: Yu-Jui Hsieh, Po-Nan Chen, Ya-Jing Yang
  • Patent number: 12107183
    Abstract: A short-wave infra-red, SWIR, radiation detection device comprises: a first metallic layer providing a first set of connections from a readout circuit to respective cells of a matrix, the metallic layer reflecting SWIR wavelength radiation. Each matrix cell comprises at least one stack of layers including: a first layer of doped semiconductor material formed on the first metallic layer; an at least partially microcrystalline semiconductor layer formed over the first doped layer; a second layer of semiconductor material formed on the microcrystalline semiconductor layer; at least one microcrystalline semiconductor layer; and in some embodiments a second metallic layer interfacing the microcrystalline semiconductor layer(s), the interface being responsive to incident SWIR radiation to generate carriers within the stack. The stack has a thickness T=?/2N between reflective surfaces of the first and second metallic layers.
    Type: Grant
    Filed: February 15, 2022
    Date of Patent: October 1, 2024
    Assignee: PixQuanta Limited
    Inventor: Kevin O'Neill
  • Patent number: 12101935
    Abstract: A method of manufacturing a semiconductor device includes forming a stacked structure with first material layers and second material layers that are alternately stacked with each other, forming a first opening that passes through the stacked structure, forming second openings between the first material layers, forming first sacrificial layers in the second openings, forming first isolation layers that protrude into the first opening by oxidizing the first sacrificial layers, forming mold patterns on the first material layers between the protruding portions of the first isolation layers, forming third openings by etching portions of the first isolation layers that are exposed between the mold patterns, forming second sacrificial layers in the third openings, and forming second isolation layers that protrude farther toward the center of the first opening than the mold patterns by oxidizing the second sacrificial layers.
    Type: Grant
    Filed: August 20, 2021
    Date of Patent: September 24, 2024
    Assignee: SK hynix Inc.
    Inventors: Seo Hyun Kim, In Ku Kang
  • Patent number: 12094989
    Abstract: Some embodiments relate to an integrated circuit (IC) disposed on a silicon substrate, which includes a well region having a first conductivity type. An epitaxial pillar of SiGe or Ge extends upward from the well region. The epitaxial pillar includes a lower epitaxial region having the first conductivity type and an upper epitaxial region having a second conductivity type, which is opposite the first conductivity type. A dielectric layer is arranged over an upper surface of the substrate and is disposed around the lower epitaxial region to extend over outer edges of the well region. The dielectric layer has inner sidewalls that contact outer sidewalls of the epitaxial pillar. A dielectric sidewall structure has a bottom surface that rests on an upper surface of the dielectric layer and has inner sidewalls that extend continuously from the upper surface of the dielectric layer to a top surface of the epitaxial pillar.
    Type: Grant
    Filed: July 12, 2023
    Date of Patent: September 17, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chih-Ming Chen, Lee-Chuan Tseng, Ming Chyi Liu, Po-Chun Liu
  • Patent number: 12094888
    Abstract: An array substrate includes a substrate, a first metal layer and an active layer disposed on the substrate, an interlayer insulating layer, and a second metal layer. The first metal layer forms at least one first trace, the interlayer insulating layer is disposed on the first metal layer and the active layer, the second metal layer is disposed on the interlayer insulating layer, the interlayer insulating layer is formed with a first contact hole, and the second metal layer is connected to the first trace through the first contact hole. The first metal layer includes a conductive layer and a first protective layer stacked in sequence.
    Type: Grant
    Filed: February 5, 2021
    Date of Patent: September 17, 2024
    Assignee: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
    Inventors: Tao Ma, Yong Xu, Wanglin Wen, Fei Ai