Patents Examined by Stanetta D Isaac
-
Patent number: 11972972Abstract: A method for forming an isolation structure includes: forming a trench at a surface of a substrate; forming a mask pattern on the substrate, wherein the mask pattern has an opening communicated with the trench; filling a first isolation material layer in the opening and the trench, wherein a surface of the first isolation material layer defines a first recess; filling a second isolation material layer into the first recess; partially removing the first and second isolation material layers, to form a second recess, performing first and second oblique ion implantation processes, to form damage regions in the first isolation material layer; performing a decoupled plasma treatment, to transform portions of the damage regions into a protection layer having etching selectivity with respect to the damage regions; and removing the damage regions.Type: GrantFiled: October 12, 2021Date of Patent: April 30, 2024Assignee: Winbond Electronics Corp.Inventors: Che-Jui Hsu, Ying-Fu Tung, Chun-Sheng Lu, Mu-Lin Li
-
Patent number: 11957007Abstract: An OLED display panel and an OLED display device are provided. The OLED display panel comprises: a substrate comprising a display area and a non-display area; a pixel driving circuit disposed on the display area, wherein the pixel driving circuit comprises a reset signal input end and a cathode signal input end; and a cathode signal trace arranged on the non-display area, wherein the cathode signal trace is electrically connected to both the reset signal input end and the cathode signal input end.Type: GrantFiled: June 19, 2020Date of Patent: April 9, 2024Assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.Inventor: Ningkun Peng
-
Patent number: 11955372Abstract: A semiconductor storage device includes: a semiconductor substrate; a plurality of circuit regions; and an element isolation region having a trench shape formed between the circuit regions. In the element isolation region including a thermal oxide film and a silicon oxide film, a sub-trench is formed in a bottom corner portion, and the thermal oxide film covers at least an inner wall of the sub-trench.Type: GrantFiled: August 20, 2021Date of Patent: April 9, 2024Assignee: KIOXIA CORPORATIONInventors: Takehiro Nakai, Mizuki Tamura, Yumiko Yamashita
-
Patent number: 11948791Abstract: A substrate oxidation assembly includes: a chamber body defining a processing volume; a substrate support disposed in the processing volume; a plasma source coupled to the processing volume; a steam source fluidly coupled to the processing volume; and a substrate heater. A method of processing a semiconductor substrate includes: initiating conformal radical oxidation of high aspect ratio structures of the substrate comprising: heating the substrate; and exposing the substrate to steam; and conformally oxidizing the substrate. A semiconductor device includes a silicon and nitrogen containing layer; a feature formed in the silicon and nitrogen containing layer having an aspect ratio of at least 40:1; and an oxide layer on the face of the feature having a thickness in a bottom region of the silicon and nitrogen containing layer that is at least 95% of a thickness of the oxide layer in a top region.Type: GrantFiled: October 28, 2021Date of Patent: April 2, 2024Assignee: Applied Materials, Inc.Inventors: Christopher S. Olsen, Taewan Kim
-
Patent number: 11948908Abstract: An electronic device comprising: an array substrate having a first electrode and a second electrode; a first connecting member arranged on the first electrode; a first LED chip mounted on the first connecting member; a second connecting member arranged on the second electrode and being thicker than the first connecting member; and a second LED chip mounted on the second connecting member. A distance from a reference surface of the array substrate to a top surface of the second connecting member is larger than a distance from the reference surface to a top surface of the first connecting member.Type: GrantFiled: June 23, 2021Date of Patent: April 2, 2024Assignee: Japan Display Inc.Inventor: Kazuyuki Yamada
-
Patent number: 11908829Abstract: In an embodiment, a method includes performing a first plasma deposition to form a buffer layer over a first side of a first integrated circuit device, the first integrated circuit device comprising a first substrate and a first interconnect structure; performing a second plasma deposition to form a first bonding layer over the buffer layer, wherein a plasma power applied during the second plasma deposition is greater than a plasma power applied during the first plasma deposition; planarizing the first bonding layer; forming a second bonding layer over a second substrate; pressing the second bonding layer onto the first bonding layer; and removing the first substrate.Type: GrantFiled: June 17, 2021Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yao-Te Huang, Hong-Wei Chan, Yung-Shih Cheng
-
Patent number: 11907633Abstract: A layout method includes disposing a first conductive path and a second conductive path across a boundary between a first layout device and a second layout device abutting the first layout device. The layout method also includes disposing a first cut layer on the first conductive path nearby the boundary, and disposing a second cut layer on the second conductive path nearby the boundary. The layout method also includes moving the first cut layer to align with the second cut layer.Type: GrantFiled: August 9, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Cheok-Kei Lei, Yu-Chi Li, Chia-Wei Tseng, Zhe-Wei Jiang, Chi-Lin Liu, Jerry Chang-Jui Kao, Jung-Chan Yang, Chi-Yu Lu, Hui-Zhong Zhuang
-
Patent number: 11901406Abstract: A semiconductor device comprises a substrate, a semiconductor layer formed on the substrate; and a high-voltage termination. The high-voltage termination includes a plurality of floating field rings, a deep trench and a dielectric material is disposed within the deep trench. The plurality of floating field rings are formed in the semiconductor layer and respectively disposed around a region of the semiconductor layer. The deep trench is formed in the semiconductor layer and concentrically disposed around an outermost floating field ring of the plurality of floating field rings. The high-voltage termination may also include a field plate disposed over the floating field rings, the deep trench, or both.Type: GrantFiled: July 13, 2021Date of Patent: February 13, 2024Assignee: Analog Power Conversion LLCInventors: Amaury Gendron-Hansen, Dumitru Gheorge Sdrulla
-
Patent number: 11887921Abstract: A warped semiconductor die is attached onto a substrate such as a leadframe by dispensing a first mass of die attach material onto an area of the substrate followed by dispensing a second mass of die attach material so that the second mass of die attach material provides a raised formation of die attach material. For instance, the second mass may be deposited centrally of the first mass. The semiconductor die is placed onto the first and second mass of die attach material with its concave/convex shape matching the distribution of the die attach material thus effectively countering undesired entrapment of air.Type: GrantFiled: August 25, 2021Date of Patent: January 30, 2024Assignees: STMicroelectronics S.r.l., STMicroelectronics SDN BHDInventors: Andrea Albertinetti, Marifi Corregidor Cagud
-
Patent number: 11887864Abstract: Flat no-leads integrated circuit (IC) packages are formed with solder wettable leadframe terminals. Dies are mounted on die attach pads, bonded to adjacent leadframe terminal structures, and encapsulated in a mold compound. A laser grooving process removes mold compound from a leadframe terminal groove extending along a row of leadframe terminal structures. A saw step cut along the leadframe terminal groove extends partially through the leadframe thickness to define a saw step cut groove. Exposed leadframe surfaces, including surfaces exposed by the saw step cut, are plated with a solder-enhancing material. A singulation cut is performed along the saw step cut groove to define leadframe terminals with end surfaces plated with the solder-enhancing material. The laser grooving process may improve the results of the saw step cut, and the saw step cut may remove mold compound not removed by the laser grooving process.Type: GrantFiled: May 21, 2021Date of Patent: January 30, 2024Assignee: Microchip Technology IncorporatedInventors: Wichai Kovitsophon, Rangsun Kitnarong, Ekgachai Kenganantanon, Pattarapon Poolsup, Watcharapong Nokde, Chanyuth Junjuewong
-
Patent number: 11886078Abstract: The method of manufacturing a light emitting module includes: providing a light guiding plate having a first main surface serving as a light emitting surface; and a second main surface positioned opposite to the first main surface and provided with a recess; providing a light adjustment portion containing a fluorescent material; providing a light emitting element unit in which a light emitting element comprising an electrode is integrally bonded to the light adjustment portion; bonding the light adjustment portion of the light emitting element unit to the recess; and forming wiring on the electrode of the light emitting element.Type: GrantFiled: June 22, 2021Date of Patent: January 30, 2024Assignee: NICHIA CORPORATIONInventor: Toru Hashimoto
-
Patent number: 11889685Abstract: A semiconductor device, and a method of manufacturing a semiconductor device, includes first stack structures enclosing first channel structures and spaced apart from each other. The first channel structures are spaced apart from each other at a first distance in each of the first stack structures and the first stack structures are spaced apart from each other at a second distance.Type: GrantFiled: August 2, 2021Date of Patent: January 30, 2024Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 11862598Abstract: There is provided a semiconductor device including: a semiconductor element; a support substrate configured to support the semiconductor element; an intermediate metal layer interposed between the semiconductor element and the support substrate in a thickness direction of the support substrate, wherein the semiconductor element and the intermediate metal layer are bonded by solid phase diffusion bonding; and a first positioning portion including a portion of the semiconductor element and a first portion of the intermediate metal layer and configured to suppress relative movement between the semiconductor element and the intermediate metal layer.Type: GrantFiled: October 6, 2021Date of Patent: January 2, 2024Assignee: ROHM CO., LTD.Inventor: Katsuhiko Yoshihara
-
Patent number: 11854997Abstract: A method includes encapsulating a device die in an encapsulating material, forming a first dielectric layer over the device die and the encapsulating material, forming first redistribution lines extending into the first dielectric layer to electrically couple to the device die, forming an alignment mark over the first dielectric layer, wherein the alignment mark includes a plurality of elongated strips, forming a second dielectric layer over the first redistribution lines and the alignment mark, and forming second redistribution lines extending into the second dielectric layer to electrically couple to the first redistribution lines. The second redistribution lines are formed using the alignment mark for alignment.Type: GrantFiled: March 14, 2022Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jhih-Yu Wang, Yung-Chi Chu, Sih-Hao Liao, Yu-Hsiang Hu, Hung-Jui Kuo
-
BCD device layout area defined by a deep trench isolation structure and methods for forming the same
Patent number: 11855071Abstract: Devices and methods of manufacture for a deep trench layout area-saving semiconductor structure for use with bipolar-CMOS-DMOS (BCD) devices. A semiconductor device may comprise a first BCD device formed within a first perimeter of a first BCD layout area, and a deep trench isolation structure defining the first perimeter of the first BCD layout area, in which the deep trench isolation structure may comprise a first rounded corner that may define a first corner of the first BCD layout area. A semiconductor device may comprise, a substrate, BCD device formed on the substrate, and a deep trench isolation structure laterally surrounding the BCD device. The deep trench isolation structure, with respect to a top-down view, may comprise vertical portions, horizontal portions, a âTâ-shaped intersection connecting at least one vertical portion and at least one horizontal portion, and a cross-shaped intersection connecting two vertical portions and two horizontal portions.Type: GrantFiled: September 21, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Tsung-Yu Yang, Po-Wei Liu -
Patent number: 11855212Abstract: FDSOI device fabrication method is disclosed. The method comprises: disposing a buried oxide layer on the silicon substrate; disposing a SiGe channel on the buried oxide layer, disposing a nitrogen passivation layer on the SiGe channel layer; disposing a metal gate on the nitrogen passivation layer, and attaching sidewalls to sides of the metal gate; and disposing source and drain regions on the nitrogen passivation layer at both sides of the metal gate, wherein the source and drain regions are built in a raised SiGe layer. The stack structure of the SiGe layer and the nitrogen passivation layer forms the gate channel. This stack structure avoids the low stress of the silicon channel in the conventional device. In addition, it prevents the Ge diffusion from the SiGe channel to the gate dielectric in the conventional device. Thereby the invention improves reliability and performance of the device.Type: GrantFiled: December 21, 2022Date of Patent: December 26, 2023Assignee: SHANGHAI HUALI INTEGRATED CIRCUIT CORPORATIONInventors: Zhonghua Li, Runling Li, Nan Li, Jianghua Leng, Tianpeng Guan
-
Patent number: 11848349Abstract: A method of forming a curved semiconductor includes: forming a device layer on a semiconductor substrate; forming a metal layer on the device layer; removing the semiconductor substrate from the device layer; and curving the device layer and the metal layer.Type: GrantFiled: April 19, 2019Date of Patent: December 19, 2023Assignee: HRL LABORATORIES, LLCInventors: Andrew C. Keefe, Geoffrey P. McKnight, Alexander R. Gurga, Ryan Freeman
-
Patent number: 11823889Abstract: A sensor may be provided, including a substrate having a first semiconductor layer, a second semiconductor layer, and a buried insulator layer arranged between the first semiconductor layer and the second semiconductor layer. The sensor may further include a photodiode arranged in the first semiconductor layer; and a quenching resistive element electrically connected in series with the photodiode. The quenching resistive element is arranged in the second semiconductor layer, and the quenching resistive element is arranged over the photodiode but separated from the photodiode by the buried insulator layer.Type: GrantFiled: May 11, 2022Date of Patent: November 21, 2023Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Lanxiang Wang, Shyue Seng Tan, Eng Huat Toh
-
Patent number: 11823985Abstract: A leadframe includes a first frame part and a second frame part. The first frame part includes a bed portion including a first section being thin in a first direction, a first support portion, a first lead portion positioned between the bed portion and the first support portion in a second direction, the first lead portion being connected with the bed portion and the first support portion, a first extension portion being connected to the bed portion, and a second extension portion separated from the first extension portion in a third direction and connected to the bed portion. The second frame part includes a second support portion connected to the first and second extension portions, and a second lead portion connected to the second support portion.Type: GrantFiled: September 9, 2021Date of Patent: November 21, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Koji Araki
-
Patent number: 11823924Abstract: In one embodiment, a semiconductor manufacturing apparatus includes a reformer configured to partially reform a first substrate to form a reformed layer between a first portion and a second portion in the first substrate. The apparatus further includes a joiner configured to form a joining layer between the first portion and a second substrate to join the first portion and the second substrate. The apparatus further includes a remover configured to remove the second portion from a surface of the second substrate while making the first portion remain on the surface of the second substrate by separating the first portion and the second portion.Type: GrantFiled: August 30, 2021Date of Patent: November 21, 2023Assignee: Kioxia CorporationInventor: Aoi Suzuki