Patents Examined by Stefan Stoynov
  • Patent number: 11449126
    Abstract: Described are context-aware low-power systems and methods that reduce power consumption in compute circuits such as commonly available machine learning hardware accelerators that carry out a large number of arithmetic operations when performing convolution operations and related computations. Various embodiments exploit the fact that power demand for a series of computation steps and many other functions a hardware accelerator performs is highly deterministic, thus, allowing for energy needs to be anticipated or even calculated to a certain degree. Accordingly, power supply output may be optimized according to actual energy needs of compute circuits. In certain embodiments this is accomplished by proactively and dynamically adjusting power-related parameters according to high-power and low-power operations to benefit a machine learning circuit and to avoid wasting valuable power resources, especially in embedded computing systems.
    Type: Grant
    Filed: June 1, 2021
    Date of Patent: September 20, 2022
    Assignee: Maxim Integrated Products, Inc.
    Inventors: Mark Alan Lovell, Robert Michael Muchsel
  • Patent number: 11442530
    Abstract: A memory includes writable memory units. Each memory unit is configurable: in a retention state wherein the memory unit is capable of retaining data until a subsequent power-off of the memory unit, and in a non-retention state wherein the memory unit does not retain data and consumes less power than in the first state. A controller configures any memory unit of the memory having undergone at least one write access since its last power-up to be in the retention state. The controller further configures at least one memory unit of the memory that has not undergone any write access since its last power-up in the non-retention state.
    Type: Grant
    Filed: December 2, 2020
    Date of Patent: September 13, 2022
    Assignee: STMicroelectronics (Grenoble 2) SAS
    Inventor: Michael Giovannini
  • Patent number: 11442741
    Abstract: The present disclosure relates to a method for expanding a functionality of a field device for process automation technology in a system using a configuration device, comprising the steps of: establishing a connection from the configuration device to the field device; reading out an order code using the configuration device, wherein the order code represents the current functionalities of the field device; displaying the functionality of the field device on the configuration device; selecting additional, alternative, or lessened functionality of the field device using the configuration device; establishing a connection to a central station; sending information about the additional, alternative, or lessened functionality of the field device to the central station; sending an activation code to activate the additional, alternative, or lessened functionality from the central station; and sending the activation code from the configuration device to the field device and activating the additional, alternative, or l
    Type: Grant
    Filed: November 22, 2019
    Date of Patent: September 13, 2022
    Assignee: Endress+Hauser Conducta GmbH+Co. KG
    Inventors: Thomas Alber, Berthold Götz, Holger Speck
  • Patent number: 11435809
    Abstract: A system with improved power performance for tasks executed in parallel. A plurality of processing cores each to execute tasks. An inter-core messaging unit to conveys messages between the cores. A power management agent transitions a first core into a lower power state responsive to the first core waiting for a second core to complete a second task. In some embodiments long messages are subdivided to allow a receiving core to resume useful work sooner.
    Type: Grant
    Filed: May 3, 2021
    Date of Patent: September 6, 2022
    Assignee: Intel Corporation
    Inventors: Devadatta V. Bodas, Muralidhar Rajappa, Justin J. Song, Andy Hoffman
  • Patent number: 11429175
    Abstract: In one embodiment, a method for preventing an operable state in a plurality of components of an information handling system in response to a reset of a power supply includes: receiving, by an embedded controller of the information handling system, power from the power supply after the reset of the power supply; causing a platform controller hub of the information handling system to receive the power from the power supply; receiving a signal from the platform controller hub indicating that the plurality of components should be placed in the operable state from an inoperable state; determining that the reset of the power supply was caused by the power supply being previously removed from the information handling system; determining that a position of a lid of the information handling system is in a closed position; and causing the plurality of components to remain in the inoperable state.
    Type: Grant
    Filed: August 18, 2021
    Date of Patent: August 30, 2022
    Assignee: Dell Products L.P.
    Inventors: Cheng-Hung Yang, Ching-Yuan Chuang, Feng-Hsing Chiang
  • Patent number: 11429181
    Abstract: A self-tuning computing system and a method for self-tuning a computing system. The method includes measuring a current operation metric representing a current performance of the computing system; determining, based on the current operation metric and a target metric, at least one optimization scheme for improving the current operation metric, wherein the at least one optimization scheme includes at least a plurality of system knobs each having a respective optimal value; and setting each of the system knobs listed in the at least one determined optimization scheme to its respective optimal value.
    Type: Grant
    Filed: March 4, 2020
    Date of Patent: August 30, 2022
    Assignee: Synopsys, Inc.
    Inventor: Tomer Morad
  • Patent number: 11409350
    Abstract: An integrated circuit including an autosleep circuit and a voltage regulator. The autosleep circuit includes a latch, a voltage detection circuit outputting a signal to a set input of the latch responsive to a voltage at its input exceeding a threshold voltage, and a delay timer outputting a signal to a reset input of the latch responsive to inactivity at one or more input terminals. A voltage regulator is configured to generate a voltage for biasing a subsystem such as digital logic, and is also the input voltage to the voltage detection circuit. The voltage regulator includes a plurality of transistors in parallel, one gated by the output of the latch and each of the others gated by one of the one or more input terminals. The voltage regulator includes an output leg that generates the output voltage responsive to one of the parallel transistors being turned on.
    Type: Grant
    Filed: July 30, 2021
    Date of Patent: August 9, 2022
    Assignee: Texas Instruments Incorporated
    Inventors: Ganapathi Shankar Krishnamurthy, Venkatesh Guduri
  • Patent number: 11397461
    Abstract: The present disclosure includes apparatuses and methods for providing energy information to memory. An embodiment includes determining, by a host, that a charge level of an energy source coupled to the host has reached or exceeded a threshold value, and transmitting, from the host to a memory device coupled to the host, signaling indicative of an energy mode for the memory device, wherein the signaling is transmitted based at least in part on determining that the charge level of the energy source has reached or exceeded the threshold.
    Type: Grant
    Filed: October 29, 2019
    Date of Patent: July 26, 2022
    Assignee: Micron Technology, Inc.
    Inventors: Greg Blodgett, Daniele Balluchi, Danilo Caraccio, Graziano Mirichigni
  • Patent number: 11394246
    Abstract: Disclosed is an apparatus for an application including a core device for the application. The apparatus includes a power (preferably RF energy) harvester connected to the core device to power the core device. Also disclosed is a method for an application. The method includes the steps of converting RF energy into usable energy. There is the step of powering the core device with the usable energy.
    Type: Grant
    Filed: May 6, 2019
    Date of Patent: July 19, 2022
    Assignee: Powercast Corporation
    Inventors: John G. Shearer, Charles E. Greene, Daniel W. Harrist
  • Patent number: 11392703
    Abstract: Embodiments detailed herein include, but are not limited to, a hardware processor to execute instructions and security circuitry to perform pre-boot operations including signature verification of a portion of firmware in a firmware storage hardware and initiating recovery upon a signature verification failure. The hardware processor comprises a plurality of cores in some embodiments. The hardware processor a multicore processor in some embodiments.
    Type: Grant
    Filed: December 10, 2019
    Date of Patent: July 19, 2022
    Assignee: Intel Corporation
    Inventors: Sergiu D Ghetie, Neeraj S. Upasani, Sagar V. Dalvi, David P. Turley, Jeanne Guillory, Mark D. Chubb, Allen R. Wishman, Shahrokh Shahidzadeh
  • Patent number: 11385695
    Abstract: An access point, which is a Power over Ethernet (PoE) Powered Device (PD) measures input voltage and input current. The access point determines a power requirement of the access point based on the measured current, measured voltage, and information about power requirements of access point components or devices coupled to the access point a power requirement of the access point. The access point communicates the determined power request to a power sourcing equipment (PSE), e.g., a network switch. In some embodiments, the access point further communicates one of: measured input current and measured input voltage to the PSE. The PSE uses the information received from the access point, e.g., power request and power measurements to determine an amount of power to be granted to the access point. If the access point does not receive the requested power level the access point selects internal components and/or external devices to de-power.
    Type: Grant
    Filed: March 9, 2021
    Date of Patent: July 12, 2022
    Assignee: Juniper Networks, Inc.
    Inventors: Joshua Rosenthal, John Musante, Oscar S. Ernohazy
  • Patent number: 11385706
    Abstract: A three-dimensional (3D) ultra-low power neuromorphic accelerator is described. The 3D ultra-low power neuromorphic accelerator includes a power manager as well as multiple tiers. The 3D ultra-low power neuromorphic accelerator also includes multiple cores defined on each tier and coupled to the power manager. Each core includes at least a processing element, a non-volatile memory, and a communications module.
    Type: Grant
    Filed: August 31, 2018
    Date of Patent: July 12, 2022
    Assignee: Qualcomm Incorporated
    Inventors: Yu Pu, Yang Du
  • Patent number: 11385704
    Abstract: In an embodiment, a processor includes processing cores to execute instructions; and throttling logic. The throttling logic is to: determine an average capacitance score for execution events in a sliding window; perform frequency throttling when the average capacitance score exceeds a throttling threshold; determine a count of frequency throttling instances; and in response to a determination that the count of frequency throttling instances exceeds a maximum throttling value, increase the throttling threshold and concurrently reduce a baseline frequency. Other embodiments are described and claimed.
    Type: Grant
    Filed: February 24, 2021
    Date of Patent: July 12, 2022
    Assignee: Intel Corporation
    Inventors: Alexander Gendler, Igor Yanover, Gavri Berger, Edo Hachamo, Elkana Korem, Hanan Shomroni, Daniela Kaufman, Lev Makovsky, Haim Granot
  • Patent number: 11379031
    Abstract: An apparatus includes memory arrays and a power-performance-endurance manager module. The power-performance-endurance manager module stores a power-endurance state descriptor data structure, which includes endurance levels associated with power-endurance modes. The manager module dynamically configures the apparatus to operate the memory arrays according to one of the power-endurance modes based on a desired endurance level.
    Type: Grant
    Filed: June 30, 2020
    Date of Patent: July 5, 2022
    Inventors: Ariel Navon, Eran Sharon, Shay Benisty
  • Patent number: 11372464
    Abstract: An apparatus is provided which comprises: a controller to allocate, to a component, a resource budget selected from a plurality of quantization levels; and a circuitry to adaptively update the plurality of quantization levels.
    Type: Grant
    Filed: September 28, 2017
    Date of Patent: June 28, 2022
    Assignee: Intel Corporation
    Inventors: Fuat Keceli, Frederico Ardanaz, Jonathan M. Eastep, Ankush Varma, Krishnakanth V. Sistla
  • Patent number: 11366673
    Abstract: Example implementations relate to system and method of managing transitioning of a computing system to a power-on state from a standby-power state. The computing system includes a manageability controller, an initialization controller, an auxiliary device, and a processor. In such examples, the manageability controller may first determine an initialization status of the auxiliary device from a data corresponding to the auxiliary device, when the computing system is transitioning from the standby-power state to the power-on state. In one or more examples, the initialization status may include the auxiliary device in an initialized stage or a non-initialized stage. Later, the manageability controller may direct the initialization controller to delay the transitioning of the computing system from the standby-power state to the power-on state, in response to determining that the initialization status of the auxiliary device is in the non-initialized stage.
    Type: Grant
    Filed: February 24, 2021
    Date of Patent: June 21, 2022
    Assignee: Hewlett Packard Enterprise Development LP
    Inventors: Patrick Schoeller, David Heinrich, Scott Faasse
  • Patent number: 11366510
    Abstract: A processing method for reducing power consumption and a mobile terminal are provided. The method includes: controlling a sensor coprocessor to enter a dormant state, in a case that the mobile terminal is in a screen-off state; receiving a trigger instruction transmitted by a touch screen coprocessor, wherein the trigger instruction is transmitted when data collected by a sensor connected to the touch screen coprocessor meets a predetermined trigger condition; and controlling the mobile terminal to perform a function corresponding to the trigger s action.
    Type: Grant
    Filed: December 7, 2018
    Date of Patent: June 21, 2022
    Inventors: Xudong Liu, Xiang Dai
  • Patent number: 11366488
    Abstract: An integrated circuit includes a first processing domain configured to run a first operating system and a second processing domain configured to run a second operating system that is different than the first operating system. The integrated circuit further includes a time stamp timer circuit in the first processing domain configured to provide a first time stamp value to the first processing domain and an adjusted second time stamp value to the second processing domain. The time stamp timer circuit includes a timer adjust circuit configured to synchronize the adjusted second time stamp value when a power up signal is received by the time stamp timer circuit from the second processing domain.
    Type: Grant
    Filed: May 20, 2021
    Date of Patent: June 21, 2022
    Assignee: NXP USA, Inc.
    Inventors: Mohit Arora, Tuongvu Van Nguyen, Milton Hissasi Kataoka, Rob Cosaro, Shenwei Wang
  • Patent number: 11360537
    Abstract: The technology described herein is related to a two-phase deployment-initiated wakeup mechanism for a body-mountable electronic device. During a first phase of the two-phase wakeup mechanism, a motion sensor detects an acceleration event indicative of deployment of the device onto the body of the user. During a second phase of the two-phase mechanism, control circuitry can be adapted to be enabled by the acceleration event. Once enabled, the control circuitry can verify that the device has been launched onto the body of a user via a deployment applicator in which the device is retained until deployment. Once verified, the control circuitry can wake up the body-mountable electronic device by transitioning the device from a sleep state to a functional (or operational) state.
    Type: Grant
    Filed: July 13, 2020
    Date of Patent: June 14, 2022
    Assignee: Verily Life Sciences LLC
    Inventors: William James Biederman, III, Louis Hyunsuk Jung
  • Patent number: 11347297
    Abstract: For a neural network inference circuit that executes a neural network including multiple computation nodes at multiple layers for which data is stored in a plurality of memory banks, some embodiments provide a method for dynamically putting memory banks into a sleep mode of operation to conserve power. The method tracks the accesses to individual memory banks and, if a certain number of clock cycles elapse with no access to a particular memory bank, sends a signal to the memory bank indicating that it should operate in a sleep mode. Circuit components involved in dynamic memory sleep, in some embodiments, include a core RAM pipeline, a core RAM sleep controller, a set of core RAM bank select decoders, and a set of core RAM memory bank wrappers.
    Type: Grant
    Filed: May 30, 2019
    Date of Patent: May 31, 2022
    Inventors: Jung Ko, Kenneth Duong, Steven L. Teig