Patents Examined by Sue Tang
-
Patent number: 9761594Abstract: Approaches for providing a hardmask used during a halo/extension implant of a static random access memory (SRAM) layout for a semiconductor device are disclosed. Specifically, approaches are provided for forming a pull-down (PD) transistor over a substrate; forming a pass-gate (PG) transistor over the substrate; and patterning a hardmask over the device, the hardmask including a first section adjacent the PD transistor and a second section adjacent the PG transistor, wherein a distance between the first section and the PD transistor is shorter than a distance between the second section and the PG transistor. The respective distances between the first section and the PD transistor, and the second section and the PG transistor, are selected to prevent a halo/extension implant from impacting one side of the PD transistor, while allowing the halo/extension implant to impact both sides of the PG transistor.Type: GrantFiled: October 2, 2013Date of Patent: September 12, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Bingwu Liu, Randy Mann
-
Patent number: 9761630Abstract: The present invention achieves reduction in size and thickness while removing the cause of defective image and the like. According to an image pickup module (1), a solid-state image pickup device (3) and a flexible substrate (2) are connected to each other by flip-chip bonding, and an opening (5) is formed in the flexible substrate 2 by melting the flexible substrate (2) and an anisotropically-conductive film (8) adhered to the flexible substrate (2).Type: GrantFiled: December 4, 2015Date of Patent: September 12, 2017Assignee: Sharp Kabushiki KaishaInventor: Naoki Sakota
-
Patent number: 9754844Abstract: A chip includes a dielectric layer having a top surface and a bottom surface, a first semiconductor layer overlying and bonded to the top surface of the dielectric layer, and a first Metal Oxide-Semiconductor (MOS) transistor of a first conductivity type. The first MOS transistor includes a first gate dielectric overlying and contacting the first semiconductor layer, and a first gate electrode overlying the first gate dielectric. A second semiconductor layer is underlying and bonded to the bottom surface of the dielectric layer. A second MOS transistor of a second conductivity type opposite to the first conductivity type includes a second gate dielectric underlying and contacting the second semiconductor layer, and a second gate electrode underlying the second gate dielectric.Type: GrantFiled: October 8, 2015Date of Patent: September 5, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jam-Wem Lee
-
Patent number: 9741745Abstract: The present disclosure discloses an array substrate including a display area and a data lead area. The display area includes data signal lines and gate lines. The data lead area includes peripheral wirings connecting the data signal lines and wiring terminals. The peripheral wirings include a plurality of metal traces which are corresponding to the data signal lines in a one-to-one manner and manufactured from a same layer as the gate lines. Each of the metal traces is connected to one of the data signal lines which is corresponding to the each of the metal trace.Type: GrantFiled: November 21, 2013Date of Patent: August 22, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Zhenfei Cai, Zhengwei Chen
-
Patent number: 9711200Abstract: A magnetic tunnel junction (MTJ) device is provided that includes a MTJ element and a control wire. The MTJ element includes a top ferromagnet layer formed of a first magnetic material, a tunneling layer, and a bottom ferromagnet layer formed of a second magnetic material. The tunneling layer is mounted between the top ferromagnet layer and the bottom ferromagnet layer. The control wire is configured to conduct a charge pulse. A direction of charge flow in the control wire extends substantially perpendicular to a magnetization direction of the top ferromagnet layer. The control wire is positioned sufficiently close to the top ferromagnet layer to reverse the magnetization direction of the top ferromagnet layer when the charge pulse flows therethrough while not reversing the magnetization direction of the bottom ferromagnet layer when the charge pulse flows therethrough.Type: GrantFiled: February 26, 2016Date of Patent: July 18, 2017Assignee: Northwestern UniversityInventors: Joseph Shimon Friedman, Alan V. Sahakian
-
Patent number: 9685433Abstract: In some embodiments, a capacitor device includes a metal-oxide-metal (MOM) capacitor array and a varactor array configured overlapping with the MOM capacitor array. The MOM capacitor array includes a first MOM capacitor unit. The first MOM capacitor unit includes a first electrode pattern and a second electrode pattern in a first metallization layer. The first electrode pattern includes a plurality of first fingers and a first bus interconnecting the plurality of first fingers. The second electrode pattern includes a plurality of second fingers and a second bus interconnecting the plurality of second fingers. The varactor array includes a first varactor unit. The first varactor unit includes a first electrode contacting region and a second electrode contacting region. The first electrode pattern contacts the first electrode contacting region. The second electrode pattern contacts the second electrode contacting region.Type: GrantFiled: September 24, 2014Date of Patent: June 20, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Chao-Chieh Li
-
Patent number: 9672771Abstract: The present invention provides a light-emitting device including a pixel block including light-emitting elements disposed on a long substrate and aligned in the longitudinal direction of the substrate, pixel circuits connected to the light-emitting elements, a control signal line connected to the pixel circuits, and a pixel block select circuit connected to the control signal line and configured to output a control signal to the pixel circuits. The pixel circuits are divided into a plurality of groups. The control signal line includes first and second interconnection portions. The first interconnection portion is disposed along the longitudinal direction of the substrate and connected to the pixel circuits. The second interconnection portion is disposed in a region between the groups and connected to the pixel block select circuit. The first interconnection portion and the second interconnection portion are connected to each other in the region between the groups.Type: GrantFiled: August 5, 2015Date of Patent: June 6, 2017Assignee: Canon Kabushiki KaishaInventors: Tatsuhito Goden, Kiyofumi Sakaguchi
-
Patent number: 9653424Abstract: This invention discloses a semiconductor package with adhesive material pre-printed on the lead frame and chip, and the manufacturing method. The adhesive material is applied onto the chip carrier and the pin of the lead frame and also on the front electrode of the semiconductor chip via pre-printing. The back of the semiconductor chip is adhered on the chip carrier, and the front electrode of the semiconductor chip and the pin are connected respectively with a metal connector. The size, shape and thickness of the adhesive material are applied according to different application requirements according to size and shapes of the contact zone of the semiconductor chip and the metal connector. Particularly, the adhesive zones are formed by pre-printing the adhesive material thus significantly enhance the quality and performance of semiconductor products, and improves the productivity.Type: GrantFiled: October 29, 2014Date of Patent: May 16, 2017Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Xiaotian Zhang, Jun Lu, Kai Lu
-
Patent number: 9647161Abstract: According to one embodiment, the present invention relates to a method for manufacturing a photovoltaic device comprising a photovoltaic cell or a plurality of photovoltaic cells (PV cells) connected to an electronic integrated circuit having at least one electrical contact area. A stack comprising the PV cell(s) is produced separately from the electronic integrated circuit, the electronic integrated circuit is then transferred to said stack comprising the PV cell(s). During this transfer, connection areas carried by the PV cell(s) are brought into contact with matching connection areas carried by the electronic integrated circuit.Type: GrantFiled: October 28, 2014Date of Patent: May 9, 2017Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Julien Buckley, Haykel Ben Jamaa
-
Patent number: 9647045Abstract: A transparent display substrate, a transparent display device, and a method of manufacturing a transparent display device, the substrate including a base substrate including a pixel area and a transmission area; a pixel circuit on the pixel area of the base substrate; an insulation layer covering the pixel circuit on the base substrate; a pixel electrode selectively disposed on the pixel area of the base substrate, the pixel electrode being electrically connected to the pixel circuit at least partially through the insulation layer; and a transmitting layer structure selectively disposed on the transmission area of the base substrate, the transmitting layer structure including at least an inorganic material, the inorganic material consisting essentially of silicon oxynitride.Type: GrantFiled: August 4, 2015Date of Patent: May 9, 2017Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Seung-Ho Jung, Chaun-Gi Choi, Young-Sik Yoon, Joo-Hee Jeon, Jung-Yun Jo
-
Patent number: 9646934Abstract: Integrated circuits and methods for manufacturing the same are provided. An integrated circuit includes a base dielectric layer, a first dielectric layer overlying the base dielectric layer, and a second dielectric layer overlying the first dielectric layer. A first overlay mark is positioned within the first dielectric layer, and a second overlay mark is positioned within the second dielectric layer, where the second overlay mark is offset from the first overlay mark. First and second blocks are positioned within the base dielectric layer, where the first overlay mark directly overlays the first block and the second overlay mark directly overlays the second block.Type: GrantFiled: May 26, 2015Date of Patent: May 9, 2017Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Shijie Wang, Yong Feng Fu, Siew Yong Leong, Lei Wang, Alex See
-
Patent number: 9627277Abstract: A method and structure to enable reliable dielectric spacer endpoint detection by utilizing a sacrificial spacer fin are provided. The sacrificial spacer fin that is employed has a same pitch as the pitch of each semiconductor fin and the same height as the dielectric spacers on the sidewalls of each semiconductor fin. Exposed portions of the sacrificial spacer fin are removed simultaneously during a dielectric spacer reactive ion etch (RIE). The presence of the sacrificial spacer fin improves the endpoint detection of the spacer RIE and increases the endpoint signal intensity.Type: GrantFiled: June 9, 2015Date of Patent: April 18, 2017Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ryan O. Jung, Fee Li Lie, Eric R. Miller, Jeffrey C. Shearer, John R. Sporre, Sean Teehan
-
Patent number: 9614059Abstract: An integrated circuit device, and a method of forming, including a semiconductor substrate, isolation regions extending into the semiconductor substrate, a semiconductor strip, and a semiconductor fin overlapping and joined to the semiconductor strip is provided. A first dielectric layer and a second dielectric layer are disposed on opposite sidewalls of the semiconductor strip. The integrated circuit device further includes a first conductive liner and a second conductive liner, wherein the semiconductor strip, the first dielectric layer, and the second dielectric layer are between the first conductive liner and the second conductive line. The first conductive liner and the second conductive liner are between, and in contact with, sidewalls of a first portion and a second portion of the isolation regions.Type: GrantFiled: December 21, 2015Date of Patent: April 4, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jean-Pierre Colinge
-
Patent number: 9607270Abstract: Apparatus and methods enable active compensation for unwanted discrepancies in the superconducting elements of a quantum processor. A qubit may include a primary compound Josephson junction (CJJ) structure, which may include at least a first secondary CJJ structure to enable compensation for Josephson junction asymmetry in the primary CJJ structure. A qubit may include a series LC-circuit coupled in parallel with a first CJJ structure to provide a tunable capacitance. A qubit control system may include means for tuning inductance of a qubit loop, for instance a tunable coupler inductively coupled to the qubit loop and controlled by a programming interface, or a CJJ structure coupled in series with the qubit loop and controlled by a programming interface.Type: GrantFiled: September 4, 2015Date of Patent: March 28, 2017Assignee: D-Wave Systems Inc.Inventors: Richard G. Harris, Andrew J. Berkley, Jan Johansson, Mark Johnson, Mohammad Amin, Paul I. Bunyk
-
Patent number: 9577011Abstract: A fabricating method of CMOS transistor includes following steps. A first gate and a second gate are formed on a substrate. A gate insulator is formed on the substrate to cover the first and second gates. A first source, a first drain, a second source, and a second drain are formed on the gate insulator. The first source and the first drain are above the first gate. The second source and the second drain are above the second gate. A first channel layer and a mask layer are formed on the gate insulator. The mask layer is on the first channel layer. The first channel layer is above the first gate and contacts with the first source and the first drain. A second channel layer is formed on the gate insulator. The second channel layer is above the second gate and contacts with the second source and the second drain.Type: GrantFiled: May 26, 2015Date of Patent: February 21, 2017Assignee: Au Optronics CorporationInventors: Chung-Tao Chen, Ta-Wei Chiu, Yu-Pu Lin, Yi-Wei Chen
-
Patent number: 9577055Abstract: The present disclosure relates to a semiconductor device. Such a semiconductor device includes a trench metal-oxide-semiconductor (MOS) transistor having two or more electrodes in a trench formed on a substrate of the semiconductor, where a part of a shield electrode positioned at a bottom of the trench is formed to have a large thickness, and a groove is formed in a gate electrode that is stacked on the shield electrode, such that a part of the shield electrode protrudes to a surface of the semiconductor device so as to be connected with a source power. In such a manner, by minimizing a region in which the shield electrode and the gate electrode overlap, a region that decreases problematic effects, such as leakage current of gate/source or gate/drain of a trench MOS transistor, and a region where high difference of a gate electrode is generated, are removed.Type: GrantFiled: September 24, 2014Date of Patent: February 21, 2017Assignee: Magnachip Semiconductor, Ltd.Inventor: Jin Woo Han
-
Patent number: 9577054Abstract: A semiconductor device comprises an element region and a terminal region that surrounds the element region. The semiconductor device includes a first semiconductor region having a first conductivity type and a second semiconductor region having a second conductivity type and provided on the first semiconductor region. A third semiconductor region having the first conductivity type is provided on the second semiconductor region. A first electrode is electrically connected to the first semiconductor region. A second electrode is electrically connected to the third semiconductor region. A third and a fourth electrode are disposed in the element region. A distance from the first electrode to the third electrode is less than a distance from the first electrode to the fourth electrode.Type: GrantFiled: August 5, 2015Date of Patent: February 21, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Takuma Hara, Tetsuro Nozu
-
Patent number: 9570409Abstract: A semiconductor device includes: a first interconnection line and a second interconnection line which extend apart from each other on a first plane at a first level on a substrate; a bypass interconnection line that extends on a second plane at a second level on the substrate; and a plurality of contact plugs for connecting the bypass interconnection line to the first interconnection line and the second interconnection line. A method includes forming a bypass interconnection line spaced apart from a substrate and forming on a same plane a plurality of interconnection lines connected to the bypass interconnection line via a plurality of contact plugs.Type: GrantFiled: September 24, 2014Date of Patent: February 14, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Je-min Park, Dae-ik Kim
-
Patent number: 9553047Abstract: Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the patterning of the array and periphery regions in self-aligned quadruple patterning and provide semiconductor devices resulting from the combined patterning.Type: GrantFiled: June 10, 2015Date of Patent: January 24, 2017Assignee: Macronix International Co., Ltd.Inventors: Yu-Min Hung, Tzung-Ting Han, Miao-Chih Hsu
-
Patent number: 9553208Abstract: A current sensor device for sensing a measuring current includes a semiconductor chip having a magnetic field sensitive element. The current sensor device further includes an encapsulant embedding the semiconductor chip. A conductor configured to carry the measuring current is electrically insulated from the magnetic field sensitive element. A redistribution structure includes a first metal layer having a first structured portion which forms part of the conductor.Type: GrantFiled: September 16, 2013Date of Patent: January 24, 2017Assignee: Infineon Technologies AGInventors: Gottfried Beer, Volker Strutz, Horst Theuss