Patents Examined by Sue Tang
-
Patent number: 9318563Abstract: A silicon carbide single-crystal substrate includes a first surface, a second surface opposite to the first surface, and a peripheral edge portion sandwiched between the first surface and the second surface. A plurality of grinding traces are formed in a surface of the peripheral edge portion. A chamfer width as a distance from an outermost peripheral end portion of the peripheral edge portion to one of the plurality of grinding traces which is located on an innermost peripheral side of the peripheral edge portion in a direction parallel to the first surface is not less than 50 ?m and not more than 400 ?m. Thereby, a silicon carbide single-crystal substrate capable of suppressing occurrence of a crack, and a method for manufacturing the same can be provided.Type: GrantFiled: February 11, 2015Date of Patent: April 19, 2016Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kyoko Okita, Keiji Ishibashi
-
Patent number: 9312372Abstract: A semiconductor device in which an element region including at least an IGBT region is formed on a semiconductor substrate is presented. The IGBT region including: a collector layer; a drift layer; a body layer; a gate electrode placed inside a trench extending from the front surface of the semiconductor substrate to the drift layer; an emitter layer; and a contact layer having a higher impurity concentration than the body layer. In the semiconductor device, assuming that an x direction is a direction in which the trench extends along the front surface of the semiconductor substrate and that a y direction is a direction orthogonal to the x direction along the front surface of the semiconductor substrate, a distance from the contact layer to the emitter layer in the x direction is larger than a distance from the contact layer to the trench in the y direction.Type: GrantFiled: February 13, 2013Date of Patent: April 12, 2016Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Keisuke Kimura, Satoru Kameyama
-
Patent number: 9306058Abstract: An integrated circuit includes a transistor in a semiconductor substrate having a main surface. The transistor includes a source region, a drain region, a channel region, a drift zone, a gate electrode, and a gate dielectric adjacent to the gate electrode. The gate electrode is disposed adjacent to at least two sides of the channel region. The channel region and the drift zone are disposed along a first direction parallel to the main surface between the source region and the drain region. The gate dielectric has a thickness that varies at different positions of the gate electrode.Type: GrantFiled: October 2, 2013Date of Patent: April 5, 2016Assignee: Infineon Technologies AGInventors: Martin Vielemeyer, Andreas Meiser, Till Schloesser, Franz Hirler, Martin Poelzl
-
Patent number: 9299917Abstract: A magnetic tunnel junction (MTJ) device is provided that includes a MTJ element and a control wire. The MTJ element includes a top ferromagnet layer formed of a first magnetic material, a tunneling layer, and a bottom ferromagnet layer formed of a second magnetic material. The tunneling layer is mounted between the top ferromagnet layer and the bottom ferromagnet layer. The control wire is configured to conduct a charge pulse. A direction of charge flow in the control wire extends substantially perpendicular to a magnetization direction of the top ferromagnet layer. The control wire is positioned sufficiently close to the top ferromagnet layer to reverse the magnetization direction of the top ferromagnet layer when the charge pulse flows therethrough while not reversing the magnetization direction of the bottom ferromagnet layer when the charge pulse flows therethrough.Type: GrantFiled: September 24, 2014Date of Patent: March 29, 2016Assignee: Northwestern UniversityInventors: Joseph Shimon Friedman, Alan V. Sahakian
-
Patent number: 9293472Abstract: An integrated circuit includes a compound semiconductor substrate having a first semiconductor substrate, an insulating layer on the first semiconductor substrate, and a second semiconductor substrate on the insulating layer, a transistor disposed on the second semiconductor substrate and having a bottom insulated by the insulating layer, a plurality of shallow trench isolations disposed on opposite sides of the transistor, a cavity disposed below the bottom of the transistor, and a plurality of isolation plugs disposed on opposite sides of the cavity. By having a cavity located below the transistor, parasitic couplings between the transistor and the substrate are reduced and the performance of the integrated circuit is improved.Type: GrantFiled: September 24, 2014Date of Patent: March 22, 2016Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Herb He Huang, Zhongshan Hong
-
Patent number: 9293362Abstract: This technology provides a semiconductor device and a method of fabricating the same, which may reduce parasitic capacitance between adjacent conductive structures. The method of fabricating a semiconductor device may include forming a plurality of bit line structures over a substrate, forming contact holes between the bit line structures, forming sacrificial spacers over sidewalls of the contact holes, forming first plugs recessed into the respective contact holes, forming air gaps by removing the sacrificial spacers, forming capping structures capping the air gaps while exposing top surfaces of the first plugs, and forming second plugs over the first plugs.Type: GrantFiled: March 13, 2013Date of Patent: March 22, 2016Assignee: SK Hynix Inc.Inventors: Nam-Yeal Lee, Seung-Jin Yeom, Sung-Won Lim, Seung-Hee Hong, Hyo-Seok Lee, Dong-Seok Kim, Seung-Bum Kim, Sei-Jin Kim
-
Patent number: 9276140Abstract: An imager module having an interposer chip electrically connected to and routing signals between an image sensor, a printed circuit board (PCB), and a voice coil motor (VCM) is disclosed. In some example embodiments, one or more surface mount devices (SMDs) may further be attached to the interposer chip, the PCB, or both the interposer chip and the PCB. The interposer chip may further have a cavity therethrough to allow light to impinge in the image sensor. The interposer chip may still further have through silicon vias (TSVs) to route signals from the PCB to the VCM.Type: GrantFiled: September 16, 2014Date of Patent: March 1, 2016Assignee: Amazon Technologies, Inc.Inventor: Samuel Waising Tam
-
Patent number: 9257431Abstract: Memory cell architectures and methods of forming the same are provided. An example memory cell can include a switch element and a memory element. A middle electrode is formed between the memory element and the switch element. An outside electrode is formed adjacent the switch element or the memory element at a location other than between the memory element and the switch element. A lateral dimension of the middle electrode is different than a lateral dimension of the outside electrode.Type: GrantFiled: September 25, 2013Date of Patent: February 9, 2016Assignee: Micron Technology, Inc.Inventors: Marcello Ravasio, Samuele Sciarrillo, Andrea Gotti
-
Patent number: 9246355Abstract: A semiconductor device includes a semiconductor substrate, a first p-channel laterally diffused metal oxide semiconductor (LDMOS) transistor formed over the semiconductor substrate and additional p-channel LDMOS transistors formed over the semiconductor substrate. First drain and gate electrodes are formed over the substrate and are coupled to the first LDMOS transistor. Additional drain and gate electrodes are formed over the substrate and are coupled to the second LDMOS transistor. A common source electrode for the first and second LDMOS transistors is also formed over the substrate.Type: GrantFiled: September 6, 2013Date of Patent: January 26, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jacek Korec, Stephen L. Colino
-
Patent number: 9247332Abstract: Systems and methods are disclosed for capturing sound for communication by mounting one or more intra-oral microphones to capture sound; and mounting a mouth wearable communicator in the oral cavity to communicate sound with a remote unit.Type: GrantFiled: February 10, 2014Date of Patent: January 26, 2016Assignee: Sonitus Medical, Inc.Inventors: Reza Kassayan, John Spiridigliozzi
-
Patent number: 9232908Abstract: According to a Magnetic Resonance Imaging (MRI) apparatus, a scanning-parameter limit calculating unit creates examination information that represents scanning conditions for collection of magnetic resonance signal data based on scanning parameters set by an operator; a scanning-condition edit/scan positioning unit creates a time chart that indicates the type and a sequential execution order of an event to be executed when collecting magnetic resonance signal data based on the examination information created by the scanning-parameter limit calculating unit, and causes a time-chart display unit to display the created time chart.Type: GrantFiled: October 5, 2012Date of Patent: January 12, 2016Assignees: TOSHIBA MEDICAL SYSTEMS CORPORATION, KABUSHIKI KAISHA TOSHIBAInventor: Satoshi Sugiura
-
Patent number: 9236480Abstract: One method disclosed includes, among other things, forming a raised isolation post structure between first and second fins, wherein the raised isolation post structure partially defines first and second spaces between the first and second fins, respectively, and forming a gate structure around the first and second fins and the raised isolation post structure, wherein at least portions of the gate structure are positioned in the first and second spaces. One illustrative device includes, among other things, first and second fins, a raised isolation post structure positioned between the first and second fins, first and second spaces defined by the fins and the raised isolation post structure, and a gate structure positioned around a portion of the fins and the isolation post structure.Type: GrantFiled: October 2, 2013Date of Patent: January 12, 2016Assignees: GLOBALFOUNDRIES Inc., International Business Machines CorporationInventors: Ruilong Xie, Xiuyu Cai, Kangguo Cheng, Ali Khakifirooz
-
Patent number: 9236250Abstract: A single crystalline silicon carbide layer can be grown on a single crystalline sapphire substrate. Subsequently, a graphene layer can be formed by conversion of a surface layer of the single crystalline silicon layer during an anneal at an elevated temperature in an ultrahigh vacuum environment. Alternately, a graphene layer can be deposited on an exposed surface of the single crystalline silicon carbide layer. A graphene layer can also be formed directly on a surface of a sapphire substrate or directly on a surface of a silicon carbide substrate. Still alternately, a graphene layer can be formed on a silicon carbide layer on a semiconductor substrate. The commercial availability of sapphire substrates and semiconductor substrates with a diameter of six inches or more allows formation of a graphene layer on a commercially scalable substrate for low cost manufacturing of devices employing a graphene layer.Type: GrantFiled: June 21, 2013Date of Patent: January 12, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Jack O. Chu, Christos D. Dimitrakopoulos, Marcus O. Freitag, Alfred Grill, Timothy J. McArdle, Robert L. Wisnieff
-
Patent number: 9236341Abstract: A silicon interposer includes a plurality of patterned metal layers formed on a silicon wafer portion and a plurality of through-silicon vias extending through the silicon wafer portion. The through-silicon vias have an interdiffusion conductive element.Type: GrantFiled: August 25, 2010Date of Patent: January 12, 2016Assignee: XILINIX, INC.Inventors: Dong W. Kim, Myung-June Lee, Suresh Ramalingam
-
Patent number: 9219115Abstract: An integrated circuit device includes a semiconductor substrate, isolation regions extending into the semiconductor substrate, a semiconductor strip, and a semiconductor fin overlapping and joined to the semiconductor strip. A first dielectric layer and a second dielectric layer are disposed on opposite sidewalls of the semiconductor strip. The integrated circuit device further includes a first conductive liner and a second conductive liner, wherein the semiconductor strip, the first dielectric layer, and the second dielectric layer are between the first conductive liner and the second conductive line. The first conductive liner and the second conductive liner are between, and in contact with, sidewalls of a first portion and a second portion of the isolation regions.Type: GrantFiled: October 11, 2013Date of Patent: December 22, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jean-Pierre Colinge
-
Patent number: 9202788Abstract: A semiconductor device structure and a method of fabricating a semiconductor device structure are provided. A first device layer is formed over a substrate, where an alignment structure is patterned in the first device layer. A dielectric layer is provided over the first device layer. The dielectric layer is patterned to include an opening over the alignment structure. A second device layer is formed over the dielectric layer. The second device layer is patterned using a mask layer, where the mask layer includes a structure that is aligned relative to the alignment structure. The alignment structure is visible via the opening during the patterning of the second device layer.Type: GrantFiled: October 2, 2013Date of Patent: December 1, 2015Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yasutoshi Okuno, Yi-Tang Lin
-
Patent number: 9171772Abstract: A semiconductor device comprises: a semiconductor package having a top surface, a bottom surface, and a through hole provided from the top surface to the bottom surface; and an electrode inserted into the through hole of the semiconductor package. The semiconductor package includes: an insulating substrate; a semiconductor chip on the insulating substrate; an electrode pattern on the insulating substrate and connected to the semiconductor chip; a resin sealing the insulating substrate, the semiconductor chip, and the electrode pattern; and an electrode section on an inner wall of the through hole and connected to the electrode pattern. The through hole penetrates the insulating substrate and the resin. The electrode inserted into the through hole is connected to the electrode section inside the semiconductor package.Type: GrantFiled: March 14, 2013Date of Patent: October 27, 2015Assignee: Mitsubishi Electric CorporationInventor: Taketoshi Shikano
-
Patent number: 9165829Abstract: A chip includes a dielectric layer having a top surface and a bottom surface, a first semiconductor layer overlying and bonded to the top surface of the dielectric layer, and a first Metal Oxide-Semiconductor (MOS) transistor of a first conductivity type. The first MOS transistor includes a first gate dielectric overlying and contacting the first semiconductor layer, and a first gate electrode overlying the first gate dielectric. A second semiconductor layer is underlying and bonded to the bottom surface of the dielectric layer. A second MOS transistor of a second conductivity type opposite to the first conductivity type includes a second gate dielectric underlying and contacting the second semiconductor layer, and a second gate electrode underlying the second gate dielectric.Type: GrantFiled: October 2, 2013Date of Patent: October 20, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jam-Wem Lee
-
Patent number: 9165945Abstract: Methods of fabricating a semiconductor structure include implanting ion into a second region of a strained semiconductor layer on a multi-layer substrate to amorphize a portion of crystalline semiconductor material in the second region of the strained semiconductor layer without amorphizing a first region of the strained semiconductor layer. The amorphous region is recrystallized, and elements are diffused within the semiconductor layer to enrich a concentration of the diffused elements in a portion of the second region of the strained semiconductor layer and alter a strain state therein relative to a strain state of the first region of the strained semiconductor layer. A first plurality of transistor channel structures are formed that each comprise a portion of the first region of the semiconductor layer, and a second plurality of transistor channel structures are formed that each comprise a portion of the second region of the semiconductor layer.Type: GrantFiled: September 18, 2014Date of Patent: October 20, 2015Assignee: SOITECInventors: Mariam Sadaka, Bich-Yen Nguyen, Ionut Radu
-
Patent number: 9152923Abstract: Apparatus and methods enable active compensation for unwanted discrepancies in the superconducting elements of a quantum processor. A qubit may include a primary compound Josephson junction (CJJ) structure, which may include at least a first secondary CJJ structure to enable compensation for Josephson junction asymmetry in the primary CJJ structure. A qubit may include a series LC-circuit coupled in parallel with a first CJJ structure to provide a tunable capacitance. A qubit control system may include means for tuning inductance of a qubit loop, for instance a tunable coupler inductively coupled to the qubit loop and controlled by a programming interface, or a CJJ structure coupled in series with the qubit loop and controlled by a programming interface.Type: GrantFiled: August 2, 2013Date of Patent: October 6, 2015Assignee: D-Wave Systems Inc.Inventors: Richard G. Harris, Andrew J. Berkley, Jan Johansson, Mark Johnson, Mohammad Amin, Paul I. Bunyk