Patents Examined by Tong-Ho Kim
  • Patent number: 12272755
    Abstract: A semiconductor structure includes several semiconductor stacks over a substrate, and each of the semiconductor stacks extends in a first direction, wherein adjacent semiconductor stacks are spaced apart from each other in a second direction, which is different from the first direction. Each of the semiconductor stacks includes channel layers above the substrate and a gate structure across the channel layers. The channel layers are spaced apart from each other in the third direction. The gate structure includes gate dielectric layers around the respective channel layers, and a gate electrode along sidewalls of the gate dielectric layers and a top surface of the uppermost gate dielectric layer. The space in the third direction between the two lowermost channel layers is greater than the space in the third direction between the two uppermost channel layers in the same semiconductor stack.
    Type: Grant
    Filed: January 23, 2024
    Date of Patent: April 8, 2025
    Assignee: MEDIATEK INC.
    Inventors: Cheng-Tien Wan, Ming-Cheng Lee
  • Patent number: 12272737
    Abstract: Gate-all-around integrated circuit structures having adjacent structures for sub-fin electrical contact are described. For example, an integrated circuit structure includes a semiconductor island on a semiconductor substrate. A vertical arrangement of horizontal nanowires is above a fin protruding from the semiconductor substrate. A channel region of the vertical arrangement of horizontal nanowires is electrically isolated from the fin. The fin is electrically coupled to the semiconductor island. A gate stack is over the vertical arrangement of horizontal nanowires.
    Type: Grant
    Filed: September 14, 2023
    Date of Patent: April 8, 2025
    Assignee: Intel Corporation
    Inventors: Biswajeet Guha, William Hsu, Chung-Hsun Lin, Kinyip Phoa, Oleg Golonzka, Tahir Ghani
  • Patent number: 12272649
    Abstract: A semiconductor device includes a first conductive line extending in a first direction on a front side of a semiconductor wafer, a first power rail extending in the first direction on a back side of the semiconductor wafer, and a first transistor including a first gate structure extending in a second direction perpendicular to the first direction, first and second active regions adjacent to the first gate structure, and a first channel region extending between the first and second active regions through the first gate structure. A first via is positioned between and electrically connects the first active region and the first conductive line, and a second via is positioned between and electrically connects the second active region and the first power rail.
    Type: Grant
    Filed: November 29, 2023
    Date of Patent: April 8, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventor: Chung-Hui Chen
  • Patent number: 12272727
    Abstract: Gate-all-around integrated circuit structures having embedded GeSnB source or drain structures, and methods of fabricating gate-all-around integrated circuit structures having embedded GeSnB source or drain structures, are described. For example, an integrated circuit structure includes a vertical arrangement of horizontal nanowires above a fin, the fin including a defect modification layer on a first semiconductor layer, and a second semiconductor layer on the defect modification layer. A gate stack is around the vertical arrangement of horizontal nanowires. A first epitaxial source or drain structure is at a first end of the vertical arrangement of horizontal nanowires, and a second epitaxial source or drain structure is at a second end of the vertical arrangement of horizontal nanowires.
    Type: Grant
    Filed: February 13, 2024
    Date of Patent: April 8, 2025
    Assignee: Intel Corporation
    Inventors: Cory Bomberger, Anand Murthy, Susmita Ghose, Siddharth Chouksey
  • Patent number: 12261208
    Abstract: An integrated circuit device includes a fin-type active region disposed on a substrate and extending in a first horizontal direction, a gate line disposed on the fin-type active region and extending in a second horizontal direction intersecting the first horizontal direction, the gate line including, a connection protrusion portion including a protrusion top surface at a first vertical level from the substrate, and a main gate portion including a recess top surface extending in the second horizontal direction from the connection protrusion portion, the recess top surface being at a second vertical level lower than the first vertical level, a gate contact disposed on the gate line and connected to the connection protrusion portion, a source/drain region disposed on the fin-type active region and disposed adjacent to the gate line, and a source/drain contact disposed on the source/drain region.
    Type: Grant
    Filed: December 13, 2023
    Date of Patent: March 25, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Yonghee Park, Myunggil Kang, Uihui Kwon, Seungkyu Kim, Ahyoung Kim, Youngseok Song
  • Patent number: 12261220
    Abstract: A semiconductor device includes channels, a gate structure, and a source/drain layer. The channels are stacked in a vertical direction. Each channel extends in a first direction. The gate structure extends in a second direction. The gate structure covers the channels. The source/drain layer is connected to each of opposite sidewalls in the first direction of the channels on the substrate, and includes a doped semiconductor material. The source/drain layer includes first and second epitaxial layers having first and second impurity concentrations, respectively. The first epitaxial layer covers a lower surface and opposite sidewalls in the first direction of the second epitaxial layer. A portion of each of opposite sidewalls in the first direction of the gate structure protrudes in the first direction from opposite sidewalls in the first direction of the channels to partially penetrate through the first epitaxial layer but not to contact the second epitaxial layer.
    Type: Grant
    Filed: March 6, 2024
    Date of Patent: March 25, 2025
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Woocheol Shin, Sunggi Hur, Sangwon Baek, Junghan Lee
  • Patent number: 12255245
    Abstract: A manufacturing method of a semiconductor device includes the following steps. A first transistor is formed on a substrate. The first transistor includes a first semiconductor channel structure and two first source/drain structures. The first semiconductor channel structure includes first horizontal portions and a first vertical portion. The first horizontal portions are stacked in a vertical direction and separated from one another. Each of the first horizontal portions is elongated in a horizontal direction. The first vertical portion is elongated in the vertical direction and connected with the first horizontal portions. The two first source/drain structures are disposed at two opposite sides of each of the first horizontal portions in the horizontal direction respectively. The two first source/drain structures are connected with the first horizontal portions. A top surface of the first vertical portion in and a top surface of one of the first horizontal portions are coplanar.
    Type: Grant
    Filed: February 29, 2024
    Date of Patent: March 18, 2025
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventor: Po-Yu Yang
  • Patent number: 12249656
    Abstract: A transistor includes a first gate structure, a channel layer, and source/drain contacts. The first gate structure includes metallic nanosheets. Each of the metallic nanosheets includes a top surface, a bottom surface opposite to the top surface, and sidewalls connecting the top surface and the bottom surface. The channel layer surrounds the top surfaces, the bottom surfaces, and the sidewalls of the metallic nanosheets. The source/drain contacts are electrically connected to the channel layer. A portion of the channel layer is located between the source/drain contacts and the metallic nanosheets.
    Type: Grant
    Filed: May 16, 2024
    Date of Patent: March 11, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventor: Marcus Johannes Henricus Van Dal
  • Patent number: 12249593
    Abstract: An electronic device includes an interconnect layer, a second chip and a third chip provided on a first side of the interconnect layer, and a first chip provided on a second side of the interconnect layer. The interconnect layer includes conductive members connecting between the first chip and the second chip, and connecting between the first chip and the third chip, respectively. The interconnect layer does not include a conductive member directly connecting between the second chip and the third chip.
    Type: Grant
    Filed: September 14, 2023
    Date of Patent: March 11, 2025
    Assignee: NAGASE & CO., LTD.
    Inventor: Yoichiro Kurita
  • Patent number: 12243937
    Abstract: The disclosure concerns a device which comprises a stack of two high electron mobility transistors, referred to as first and second transistor, separated by an insulating layer and each provided with a stack of semiconductor layers respectively referred to as first stack and second stack, the first and the second stack each comprising, from the insulating layer to, respectively, a first and a second surface, a barrier layer and a channel layer, the first and the second transistor respectively comprising a first set of electrodes and a second set of electrodes, the first and the second set of electrodes each comprising a source electrode, a drain electrode, and a gate electrode which are arranged so that the first and the second transistor are electrically connected head-to-tail.
    Type: Grant
    Filed: April 1, 2022
    Date of Patent: March 4, 2025
    Assignees: STMicroelectronics France, STMicroelectronics International N.V.
    Inventors: Matthieu Nongaillard, Thomas Oheix
  • Patent number: 12243880
    Abstract: A display panel and a display apparatus are provided. The display panel includes a substrate, binding pins provided at a side of the substrate, and insulating layers. The substrate has a display region and a binding region that are arranged along a first direction. The binding pins are arranged along a second direction and are located in the binding region of the substrate. The insulating layers and the binding pins are arranged on a same side of the substrate. At least one insulating layer includes at least one first aperture provided at a side of the binding region away from the display region. An orthographic projection of the first aperture on the substrate overlaps with an orthographic projection of the binding pin on the substrate in the first direction.
    Type: Grant
    Filed: May 31, 2022
    Date of Patent: March 4, 2025
    Assignees: Wuhan Tianma Microelectronics Co., Ltd. Shanghai Branch, Wuhan Tianma Microelectronics Co., Ltd.
    Inventors: Yingying Wu, Peng Zhang
  • Patent number: 12230635
    Abstract: Gate-all-around integrated circuit structures having depopulated channel structures, and methods of fabricating gate-all-around integrated circuit structures having depopulated channel structures using a selective bottom-up approach, are described. For example, an integrated circuit structure includes a vertical arrangement of nanowires above a substrate. The vertical arrangement of nanowires has one or more active nanowires above one or more oxide nanowires. A first gate stack is over and around the one or more active nanowires. A second gate stack is over and around the one or more oxide nanowires.
    Type: Grant
    Filed: November 17, 2023
    Date of Patent: February 18, 2025
    Assignee: Intel Corporation
    Inventors: Nicole Thomas, Ehren Mannebach, Cheng-Ying Huang, Marko Radosavljevic
  • Patent number: 12224278
    Abstract: An integrated circuit includes first-type transistors aligned within a first-type active zone, second-type transistors aligned within a second-type active zone, a first power rail and a second power rail extending in a first direction. A first distance between the long edge of the first power rail and the first alignment boundary of the first-type active zone is different from a second distance between the long edge of the second power rail and the first alignment boundary of the second-type active zone. Each of the first distance and the second distance is along a second direction which is perpendicular to the first direction.
    Type: Grant
    Filed: November 29, 2023
    Date of Patent: February 11, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Guo-Huei Wu, Chih-Liang Chen, Li-Chun Tien
  • Patent number: 12225768
    Abstract: A display panel and a display apparatus are provided. The display panel includes a base substrate including a pixel circuit and a light-emitting element. The pixel circuit includes a data writing sub-circuit, a storage sub-circuit, a driver sub-circuit and a first sub-circuit. The data writing sub-circuit is configured to transmit a data signal to a first terminal of the storage sub-circuit in response to a control signal. A control electrode of the driver sub-circuit is coupled to the storage sub-circuit, a first electrode of the driver sub-circuit is configured to receive a first power supply voltage, and a second electrode is coupled to a first electrode of the light-emitting element. The first sub-circuit includes a first transistor, where a gate and a first electrode of the first transistor are both coupled to the same electrode of the driver sub-circuit.
    Type: Grant
    Filed: February 20, 2021
    Date of Patent: February 11, 2025
    Assignee: BOE Technology Group., Co., Ltd.
    Inventors: Zhijian Zhu, Longfei Fan, Pengcheng Lu, Xiaochuan Chen, Qian Wu
  • Patent number: 12218122
    Abstract: A memory circuit includes first and second read-only memory (ROM) cells aligned along a first active structure including a first shared source portion of the first and second ROM cells, third and fourth ROM cells aligned along a second active structure including a second shared source portion of the third and fourth ROM cells, a first bit line overlying the first and second ROM cells, a second bit line overlying the third and fourth ROM cells, and a reference voltage line positioned between the first and second bit lines and in a same metal layer as the first and second bit lines. A conductive structure is electrically connected to each of the first and second shared source portions and the reference voltage line and is positioned in a metal layer below the same metal layer.
    Type: Grant
    Filed: August 1, 2023
    Date of Patent: February 4, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Jacklyn Chang, Kuoyuan (Peter) Hsu
  • Patent number: 12215416
    Abstract: Methods for depositing a molybdenum nitride film on a surface of a substrate are disclosed. The methods may include: providing a substrate into a reaction chamber; and depositing a molybdenum nitride film directly on the surface of the substrate by performing one or more unit deposition cycles of cyclical deposition process, wherein a unit deposition cycle may include, contacting the substrate with a first vapor phase reactant comprising a molybdenum halide precursor, and contacting the substrate with a second vapor phase reactant comprising a nitrogen precursor. Semiconductor device structures including a molybdenum nitride film are also disclosed.
    Type: Grant
    Filed: November 8, 2023
    Date of Patent: February 4, 2025
    Assignee: ASM IP Holding B.V.
    Inventors: Eric Christopher Stevens, Bhushan Zope, Shankar Swaminathan, Charles Dezelah, Qi Xie, Giuseppe Alessio Verni
  • Patent number: 12218013
    Abstract: A semiconductor device with different gate structure configurations and a method of fabricating the semiconductor device are disclosed. The method includes depositing a high-K dielectric layer surrounding nanostructured channel regions, performing a first doping with a rare-earth metal (REM)-based dopant on first and second portions of the high-K dielectric layer, and performing a second doping with the REM-based dopants on the first portions of the high-K dielectric layer and third portions of the high-K dielectric layer. The first doping dopes the first and second portions of the high-K dielectric layer with a first REM-based dopant concentration. The second doping dopes the first and third portions of the high-K dielectric layer with a second REM-based dopant concentration different from the first REM-based dopant concentration.
    Type: Grant
    Filed: November 9, 2023
    Date of Patent: February 4, 2025
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Chun-Fai Cheng, Chang-Miao Liu, Kuan-Chung Chen
  • Patent number: 12219788
    Abstract: A light-emitting element includes: a first electrode serving as an anode; a second electrode serving as a cathode; a light-emitting layer, of a first wavelength range, provided between the first electrode and the second electrode; an oxide layer provided between the light-emitting layer of the first wavelength range and the first electrode of the first electrode and the second electrode; and an oxide layer provided between the oxide layer and the second electrode, and having contact with the oxide layer. Either the oxide layer or the oxide layer whichever farther away from the light-emitting layer of the first wavelength range is made of a semiconductor. A density of oxygen atoms in the oxide layer is lower than a density of oxygen atoms in the oxide layer.
    Type: Grant
    Filed: August 13, 2019
    Date of Patent: February 4, 2025
    Assignee: SHARP KABUSHIKI KAISHA
    Inventor: Kenji Kimoto
  • Patent number: 12211944
    Abstract: Semiconductor device and the manufacturing method thereof are disclosed. An exemplary semiconductor device comprises a first semiconductor stack and a second semiconductor stack over a substrate, wherein each of the first and second semiconductor stacks includes semiconductor layers stacked up and separated from each other; a dummy spacer between the first and second semiconductor stacks, wherein the dummy spacer contacts a first sidewall of each semiconductor layer of the first and second semiconductor stacks; and a gate structure wrapping a second sidewall, a top surface, and a bottom surface of each semiconductor layer of the first and second semiconductor stacks.
    Type: Grant
    Filed: July 26, 2023
    Date of Patent: January 28, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Chih-Chuan Yang, Kuo-Hsiu Hsu
  • Patent number: 12213347
    Abstract: A display panel including: a display region including pixels and a non-display region, each pixel including an emission element including a first electrode, an emission layer, and a second electrode; a pixel definition layer including a first opening; a first encapsulation layer on the pixel definition layer and overlapping the emission element; a partition wall on the first encapsulation layer and including a second opening and a dummy opening; a light control pattern in the second opening; a second encapsulation layer on the partition wall and overlapping the light control pattern; and a color filter on the second encapsulation layer and overlapping the light control pattern, the second encapsulation layer includes: a first encapsulation inorganic layer on the partition wall; an encapsulation organic layer on the first encapsulation inorganic layer and including an edge overlapping the dummy opening; and a second encapsulation inorganic layer on the encapsulation organic layer.
    Type: Grant
    Filed: January 13, 2022
    Date of Patent: January 28, 2025
    Assignee: Samsung Display Co., Ltd.
    Inventors: Yujin Kim, Dasom Kang, Shin Tack Kang