Patents Examined by Toniae M. Thomas
-
Patent number: 7902053Abstract: Formation and etching of an n type epitaxial layer and formation and etching of a p type epitaxial layer are alternately performed on the semiconductor substrate for at least three times to form all semiconductor layers, of the epitaxial layers. Thereby, impurity concentration profiles of the semiconductor layers can be uniform, and pn junctions can be formed vertically to a wafer surface. Furthermore, the semiconductor layers can each be formed with a narrow width, so that impurity concentrations thereof are increased. With this configuration, high breakdown voltage and low resistance can be achieved.Type: GrantFiled: August 27, 2008Date of Patent: March 8, 2011Assignees: Sanyo Electric Co., Ltd, Sanyo Semiconductor Co., LtdInventors: Hiroyasu Ishida, Yasuyuki Sayama
-
Patent number: 7897458Abstract: Provided is a method of forming a floating gate, a non-volatile memory device using the same, and a method of fabricating the non-volatile memory device, in which nano-crystals of nano-size whose density and size can be easily adjusted, are synthesized using micelles so as to be used as the floating gate of the non-volatile memory device. The floating gate is fabricated by forming a tunnel oxide film on the semiconductor substrate, coating a gate formation solution on the tunnel oxide film in which the gate formation solution includes micelle templates into which precursors capable of synthesizing metallic salts in nano-structures formed by a self-assembly method are introduced, and arranging the metallic salts on the tunnel oxide film by removing the micelle templates, to thereby form the floating gate.Type: GrantFiled: March 25, 2008Date of Patent: March 1, 2011Assignee: Kookmin University Industry Academy Cooperation FoundationInventors: Jaegab Lee, Jang-Sik Lee, Chi Young Lee, Byeong Hyeok Sohn
-
Patent number: 7892985Abstract: Improved methods for preparing a low-k dielectric material on a substrate using microwave radiation are provided. The use of microwave radiation allows the preparation of low-k films to be accomplished at low temperatures. According to various embodiments, microwave radiation is used to remove porogen from a precursor film and/or to increase the strength of the resulting porous dielectric layer. In a preferred embodiment, methods involve (a) forming a precursor film that contains a porogen and a structure former on a substrate, (b) exposing the precursor film to microwave radiation to remove the porogen from the precursor film to thereby create voids within the dielectric material and form the porous low-k dielectric layer and (c) exposing the dielectric material to microwave radiation in a manner that increases the mechanical strength of the porous low-k dielectric layer.Type: GrantFiled: November 15, 2005Date of Patent: February 22, 2011Assignee: Novellus Systems, Inc.Inventors: Seon-Mee Cho, George D. Papasouliotis, Mike Barnes
-
Patent number: 7893521Abstract: An energiser for an electric fence. The energiser includes, at least, one energy storage capacitor (14), a charging circuit (13) to enable the or each storage capacitor (14) to be charged from an energy source (10), semiconductor switching means (16), and control circuit means (15) to facilitate controlled turning -on and -off of the semiconductor switching means (16) to control the duration of the discharge from the energy storage means (14). In one form of the energiser a first semi-conductor switching means is arranged to connect in parallel the energy storage capacitors (14) to be charged and second semi-conductor switching means to connect two or more of the charged energy storage capacitors (14) in series to create an output pulse.Type: GrantFiled: October 3, 2005Date of Patent: February 22, 2011Assignee: Tru-Test LimitedInventors: Pieter Cornelis Lunenburg, Robert Charles Bryan Woodhead, John Murphy
-
Patent number: 7888194Abstract: A method of fabricating a complementary metal oxide semiconductor (CMOS) device is provided. A first conductive type MOS transistor including a source/drain region using a semiconductor compound as major material is formed in a first region of a substrate. A second conductive type MOS transistor is formed in a second region of the substrate. Next, a pre-amorphous implantation (PAI) process is performed to amorphize a gate conductive layer of the second conductive type MOS transistor. Thereafter, a stress-transfer-scheme (STS) is formed on the substrate in the second region to generate a stress in the gate conductive layer. Afterwards, a rapid thermal annealing (RTA) process is performed to activate the dopants in the source/drain region. Then, the STS is removed.Type: GrantFiled: March 5, 2007Date of Patent: February 15, 2011Assignee: United Microelectronics Corp.Inventors: Li-Shian Jeng, Cheng-Tung Huang, Shyh-Fann Ting, Wen-Han Hung, Kun-Hsien Lee, Meng-Yi Wu, Tzyy-Ming Cheng
-
Patent number: 7888217Abstract: A method for fabricating a gate dielectric of a field effect transistor is disclosed herein. In one embodiment, the method includes the steps of removing a native oxide layer, forming an oxide layer, forming a gate dielectric layer over the oxide layer, oxidizing the gate dielectric layer, and annealing the layers and underlying thermal oxide/silicon interface. Optionally, the oxide layer may be nitridized prior to forming the gate dielectric layer. Optionally, the gate dielectric layer may be nitridized prior to oxidizing the gate dielectric layer. In one embodiment, at least portions of the method are performed using processing reactors arranged on a cluster tool.Type: GrantFiled: October 20, 2005Date of Patent: February 15, 2011Assignee: Applied Materials, Inc.Inventors: Thai Cheng Chua, Cory Czarnik, Christopher Sean Olsen, Khaled Z. Ahmed, Philip Allan Kraus
-
Patent number: 7888167Abstract: To provide a photoelectric conversion device with improved photoelectric conversion characteristics and cost competitiveness. A photoelectric conversion device including a semiconductor junction has a semiconductor layer in which a needle-like crystal is made to grow over an impurity semiconductor layer. The impurity semiconductor layer is formed of a microcrystalline semiconductor and includes an impurity imparting one conductivity type. An amorphous semiconductor layer is deposited on a microcrystalline semiconductor layer by setting the flow rate of a dilution gas (typically silane) to 1 time to 6 times the flow rate of a semiconductor source gas (typically hydrogen) at the time of deposition. Thus, a crystal with a three-dimensional shape tapered in a direction of the deposition of a film, i.e., in a direction from the microcrystalline semiconductor layer to the amorphous semiconductor layer is made to grow.Type: GrantFiled: April 13, 2009Date of Patent: February 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Toriumi, Tomokazu Yokoi, Makoto Furuno
-
Patent number: 7883971Abstract: Disclosed are a gate structure in a trench region of a semiconductor device and a method for manufacturing the same. The semiconductor device includes a pair of drift regions formed in a semiconductor substrate; a trench region formed between the pair of drift regions; an oxide layer spacer on sidewalls of the trench region; a gate formed in the trench region; and a source and a drain formed in the pair of the drift regions, respectively.Type: GrantFiled: April 28, 2009Date of Patent: February 8, 2011Assignee: Dongbu Electronics Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7884349Abstract: A memory cell including a memory element and a non-ohmic device (NOD) that are electrically in series with each other is disclosed. The NOD comprises a semiconductor based selection device operative to electrically isolate the memory element from a range of voltages applied across the memory cell that are not read voltages operative read stored data from the memory element or write voltages operative to write data to the memory element. The selection device may comprise a pair of diodes that are electrically in series with each other and disposed in a back-to-back configuration. The memory cell may be fabricated over a substrate (e.g., a silicon wafer) that includes active circuitry. The selection device and the semiconductor materials (e.g., poly-silicon) that form the selection device are fabricated above the substrate and are integrated with other thin film layers of material that form the memory cell.Type: GrantFiled: September 11, 2008Date of Patent: February 8, 2011Inventors: Darrell Rinerson, Steve Kuo-Ren Hsia, Steven W. Longcor, Wayne Kinney, Edmond Ward, Christophe J. Chevallier
-
Patent number: 7879632Abstract: Provided is a method for manufacturing a surface-emitting laser capable of forming a photonic crystal structure inside a semiconductor highly accurately and easily without direct bonding. It is a method by laminating on a substrate a plurality of semiconductor layers including an active layer and a semiconductor layer having a photonic crystal structure formed therein, the method including the steps of forming a second semiconductor layer on a first semiconductor layer to form the photonic crystal structure, forming a plurality of microholes in the second semiconductor layer, forming a low refractive index portion in a part of the first semiconductor layer via the plurality of microholes thereby to provide the first semiconductor layer with the photonic crystal structure having a one-dimensional or two-dimensional refractive index distribution in a direction parallel to the substrate, and forming a third semiconductor layer by crystal regrowth from a surface of the second semiconductor layer.Type: GrantFiled: July 2, 2008Date of Patent: February 1, 2011Assignee: Canon Kabushiki KaishaInventor: Mitsuhiro Ikuta
-
Patent number: 7880268Abstract: A method for forming a MIM-type capacitor by filling of trenches by conformal depositions of insulating materials and of conductive materials, two successive electrodes of the capacitor including on either side of a thin vertical insulating layer at least one conductive layer of same nature, including the step of lowering the level of the conductive layers with respect to the level of the insulating layer separating them.Type: GrantFiled: May 9, 2007Date of Patent: February 1, 2011Assignee: STMicroelectronics S.A.Inventors: Sébastien Cremer, Cédric Perrot, Claire Richard
-
Patent number: 7880232Abstract: A process may include first etching a trench isolation dielectric through a dielectric hard mask that abuts the sidewall of a fin semiconductor. The first etch can be carried out to expose at least a portion of the sidewall, causing the dielectric hard mask to recede to a greater degree in the lateral direction than the vertical direction. The process may include second etching the fin semiconductor to achieve a thinned semiconductor fin, which has receded beneath the shadow of the laterally receded hard mask. The thinned semiconductor fin may have a characteristic dimension that can exceed photolithography limits. Electronic devices may include the thinned semiconductor fin as part of a field effect transistor.Type: GrantFiled: November 1, 2006Date of Patent: February 1, 2011Assignee: Micron Technology, Inc.Inventors: Mark Fischer, T. Earl Allen, H. Montgomery Manning
-
Patent number: 7880218Abstract: There is provided a semiconductor device including bit lines (14) formed in a semiconductor substrate (10), insulating film lines (18) located on the bit lines (14) to successively run in a length direction of the bit lines (14), gate electrodes (16) located above the semiconductor substrate (10) between the bit lines (14), and word lines (20) located on the gate electrodes (16) to run in a width direction of the bit lines (14), a trench region (22) formed between the bit lines (14) and the between word lines (20) in the semiconductor substrate, and there is also provided a fabrication method therefor. According to the present invention, it is possible to provide a semiconductor device where elements can be isolated between the word lines (14) and memory cells can be miniaturized, and to provide a fabrication method therefor.Type: GrantFiled: June 28, 2006Date of Patent: February 1, 2011Assignee: Spansion LLCInventor: Masaya Hosaka
-
Patent number: 7872309Abstract: A recessed-gate thin-film transistor (RG-TFT) with a self-aligned lightly doped drain (LDD) is provided, along with a corresponding fabrication method. The method deposits an insulator overlying a substrate and etches a trench in the insulator. The trench has a bottom and sidewalls. An active silicon (Si) layer is formed overlying the insulator and trench, with a gate oxide layer over the active Si layer. A recessed gate electrode is then formed in the trench. The TFT is doped and LDD regions are formed in the active Si layer overlying the trench sidewalls. The LDD regions have a length that extends from a top of the trench sidewall, to the trench bottom, with a doping density that decreases in response to the LDD length. Alternately stated, the LDD length is directly related to the depth of the trench.Type: GrantFiled: June 16, 2008Date of Patent: January 18, 2011Assignee: Sharp Labratories of America, Inc.Inventors: Paul J. Schuele, Mark A. Crowder, Apostolos T. Voutsas, Hidayat Kisdarjono
-
Patent number: 7871914Abstract: A semiconductor device includes a semiconductor substrate having a recess therein. A gate insulator is disposed on the substrate in the recess. The device further includes a gate electrode including a first portion on the gate insulator in the recess and a second reduced-width portion extending from the first portion. A source/drain region is disposed in the substrate adjacent the recess. The recess may have a curved shape, e.g., may have hemispherical or ellipsoid shape. The source/drain region may include a lighter-doped portion adjoining the recess. Relate fabrication methods are also discussed.Type: GrantFiled: April 28, 2009Date of Patent: January 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Ho Kim, Chang-Sub Lee, Jeong-Dong Choe, Sung-Min Kim, Shin-Ae Lee, Dong-Gun Park
-
Patent number: 7867804Abstract: A semiconductor device that includes a phase change material for protecting the device from failure caused by overheating. The semiconductor device is adapted to detect a rapid increase in current due to heat and also adapted to break a circuit in the detected rapid increase in current by depositing a phase change material inside or outside a cell actually operated in the semiconductor device.Type: GrantFiled: July 4, 2008Date of Patent: January 11, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Byung-Ho Lee
-
Patent number: 7868338Abstract: A liquid crystal display array board includes a plurality of gate wiring lines formed on a substrate and a plurality of data wiring lines crossing the plurality of gate wiring lines, a plurality of thin film transistors formed in areas defined by crossings of the gate wiring lines and the data wiring lines, a plurality of storage capacitor first electrodes that run parallel to the gate wiring lines and patterned to have concavo-convex patterns, a plurality of storage capacitor second electrodes integrated with the drain electrodes of the thin film transistors and formed on the storage capacitor first electrodes, and a plurality of pixel electrodes electrically connected to the drain electrodes.Type: GrantFiled: September 12, 2006Date of Patent: January 11, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventors: Do Young Kim, Hae Jin Heo
-
Patent number: 7863153Abstract: An efficient method is disclosed for creating different field oxide profiles in a local oxidation of silicon process (LOCOS process). The method comprises (1) forming a first portion of the field oxide with a first field oxide profile (e.g., an abrupt bird's beak profile) during a field oxide oxidation process, and (2) forming a second portion of the field oxide with a second field oxide profile (e.g., a graded bird's beak profile) during the field oxide oxidation process. A graded bird's beak profile enables higher breakdown voltages. An abrupt bird's beak profile enables higher packing densities. The method gives an integrated circuit designer the flexibility to create an appropriate field oxide profile at a desired location.Type: GrantFiled: July 13, 2006Date of Patent: January 4, 2011Assignee: National Semiconductor CorporationInventor: Richard W. Foote, Jr.
-
Patent number: 7858961Abstract: An exemplary phase change memory device is provided, including a substrate with a first electrode formed thereover. A first dielectric layer is formed over the first electrode and the substrate. A plurality of cup-shaped heating electrodes is respectively disposed in a portion of the first dielectric layer. A first insulating layer is formed over the first dielectric layer, partially covering the cup-shaped heating electrodes and the first dielectric layer therebetween. A second insulating layer is formed over the first dielectric layer, partially covering the cup-shaped heating electrodes and the first dielectric layer therebetween. A pair of phase change material layers is respectively disposed on opposing sidewalls of the second insulating layer and contacting with one of the cup-shaped heating electrodes. A pair of first conductive layers is formed on the second insulating layer along the second direction, respectively.Type: GrantFiled: November 28, 2008Date of Patent: December 28, 2010Assignee: Industrial Technology Research InstituteInventors: Jen-Chi Chuang, Yung-Fa Lin, Ming-Jeng Huang
-
Patent number: 7858508Abstract: In a method of manufacturing a semiconductor device, a trench is formed to have an upper quadrangular section and a lower circular section which is formed through a hydrogen annealing process, to extend in a depth direction of a semiconductor substrate. An insulating film is formed on a surface of the trench and a surface of the semiconductor substrate. A conductive film is formed to fill the trench whose surface is covered with the an insulating film. Source/drain regions are formed on both sides of the trench.Type: GrantFiled: March 14, 2007Date of Patent: December 28, 2010Assignee: Elpida Memory, Inc.Inventors: Hiroyuki Fujimoto, Yasuhiko Ueda, Fumiki Aiso, Yuki Koga