Abstract: Integrated circuit device comprising a conductive layer and a poly-crystalline silicon layer, wherein the integrated circuit device further comprises an intermediate counter-stress layer. This intermediate counter-stress layer is arranged between the poly-crystalline silicon layer and the conductive layer, and enables stress-reduced crystallization of the poly-crystalline silicon layer. Further, the intermediate counter-stress layer is amorphous at and below a poly-silicon crystallization temperature.
Type:
Grant
Filed:
December 29, 2005
Date of Patent:
November 20, 2007
Assignee:
Infineon Technologies AG
Inventors:
Thomas Hecht, Henry Bernhardt, Christian Kapteyn
Abstract: A method for fabricating a semiconductor device includes the steps of sequentially forming a pad oxide layer and a pad nitride layer on a substrate, the pad oxide layer including a first oxide layer formed on an upper surface of the substrate and a second oxide layer formed on a lower surface of the substrate, and the pad nitride layer including a first nitride layer formed on the upper surface of the substrate and a second nitride layer formed on the lower surface of the substrate; patterning the first nitride layer by removing a portion of the first nitride layer; forming a trench in the substrate corresponding to the removed portion of the first nitride layer, thereby patterning the first oxide layer; filling the trench with an insulating material to form a device isolation layer; forming a passivation layer on the substrate, the passivation layer including a first passivation layer formed on the upper surface of the substrate including the device isolation layer, and a second passivation layer formed on t
Abstract: The present invention provides a non-volatile memory device and fabricating method thereof, in which a height of a floating gate conductor layer pattern is sustained without lowering a degree of integration and by which a coupling ratio is raised. The present invention includes a trench type device isolation layer defining an active area within a semiconductor substrate, a recess in an upper part of the device isolation layer to have a prescribed depth, a tunnel oxide layer on the active area of the semiconductor substrate, a floating gate conductor layer pattern on the tunnel oxide layer, a conductive floating spacer layer provided to a sidewall of the floating gate conductor layer pattern and a sidewall of the recess, a gate-to-gate insulating layer on the floating fate conductor layer pattern and the conductive floating spacer layer, and a control gate conductor layer on the gate-to-gate insulating layer.
Abstract: An SOI device, and a method for producing the SOI device, for use in an SRAM memory having enhanced stability. The SRAM is formed with a wider W and a fully-depleted FET. The wider FET is extended by an expitaxial silicon sidewall, and the performance of the FET is improved.
Type:
Grant
Filed:
December 30, 2004
Date of Patent:
November 20, 2007
Assignees:
Sony Corporation, Sony Electronics Inc.
Abstract: A method for fabricating an image sensor including a first region, which is a light receiving region, and a second region, which is a pad region, includes forming a metal line in the second region over a substrate structure comprising a photodiode, forming a passivation layer over the substrate structure, selectively etching the passivation layer to form an opening exposing the metal line where a pad contact is to be formed, forming a first over coating layer (OCL1) in the first region while forming an over coating layer (OCL) plug over the opening in the second region, forming color filters, a second over coating layer (OCL2), and micro lenses in sequential order over the OCL1 in the first region, forming a photoresist pattern exposing the OCL plug, performing an etch-back process to remove the OCL plug, and removing the photoresist pattern.
Abstract: The invention includes methods of etching substrates, methods of forming features on substrates, and methods of depositing a layer comprising silicon, carbon and fluorine onto a semiconductor substrate. In one implementation, a method of etching includes forming a masking feature projecting from a substrate. The feature has a top, opposing sidewalls, and a base. A layer comprising SixCyFz is deposited over the feature, where “x” is from 0 to 0.2, “y” is from 0.3 to 0.9, and “z” is from 0.1 to 0.6. The SixCyFz-comprising layer and upper portions of the feature opposing sidewalls are etched effective to laterally recess such upper portions proximate the feature top relative to lower portions of the feature opposing sidewalls proximate the feature base. After such etching of the SixCyFz-comprising layer and such etching of upper portions of the feature sidewalls, the substrate is etched using the masking feature as a mask.
Type:
Grant
Filed:
August 18, 2005
Date of Patent:
November 6, 2007
Assignee:
Micron Technology, Inc.
Inventors:
Mirzafer Abatchev, Krupakar M. Subramanian
Abstract: The invention relates to a bit line structure having a surface bit line (DLx) and a buried bit line (SLx), the buried bit line (SLx) being formed in a trench with a trench insulation layer (6) and being connected to doping regions (10) with which contact is to be made via a covering connecting layer (12) and a self-aligning terminal layer (13) in an upper partial region of the trench.
Type:
Grant
Filed:
November 2, 2006
Date of Patent:
November 6, 2007
Assignee:
Infineon Technologies AG
Inventors:
Ronald Kakoschke, Danny Shum, Georg Tempel
Abstract: In a method for manufacturing a semiconductor device wherein via holes are formed in an SiC substrate, a stacked film consisting of a Ti film and an Au film is formed on the back face of the SiC substrate, and a Pd film is formed thereon. Then, an Ni film is formed by non-electrolytic plating, using the Pd film as a catalyst. Thereafter, via holes penetrating through the SiC substrate are formed by etching, using the Ni film as a mask.
Type:
Grant
Filed:
June 22, 2006
Date of Patent:
October 30, 2007
Assignee:
Mitsubishi Electric Corporation
Inventors:
Takeo Shirahama, Toshihiko Shiga, Kouichirou Hori
Abstract: A method for removing a mask in a selective area epitaxy process is provided. The method includes forming a first layer on a substrate and oxidizing the first layer. A patterned photoresist can be formed on the oxidized first layer. A portion of the oxidized first layer can then be removed using a wet chemical etch to form a mask. After removing the patterned photoresist a second layer can be epitaxially grown in a metal organic chemical vapor deposition (MOCVD) chamber or a chemical beam epitaxy (CBE) chamber on a portion of the first layer exposed by the mask. The mask can then be removed the mask in the MOCVD/MBE chamber. The disclosed in-situ mask removal method minimizes both the atmospheric exposure of a growth surface and the number of sample transfers.
Abstract: A semiconductor device and its manufacturing method are provided in which the trade-off relation between channel resistance and JFET resistance, an obstacle to device miniaturization, is improved and the same mask is used to form a source region and a base region by ion implantation. In a vertical MOSFET that uses SiC, a source region and a base region are formed by ion implantation using the same tapered mask to give the base region a tapered shape. The taper angle of the tapered mask is set to 30° to 60° when the material of the tapered mask has the same range as SiC in ion implantation, and to 20° to 45° when the material of the tapered mask is SiO2.
Abstract: In an embodiment, a method of producing a diffraction grating comprises steps of: forming, on a man surface of a first member, a first mask having a plurality of resist patterns arranged at a Bragg diffraction period; etching the first member by use of the first mask, thereby providing the first member with a diffraction grating; removing the first mask; forming, on the diffraction grating, a second member of which an etching rate is lower than that of the first member; forming a second mask on a first region in a surface of the second member, the first region and a second region in the surface being adjacent to each other; and etching the first member and the second member by use of the second mask.
Abstract: A method of making an exposed-pad ball-grid array package (11) includes applying a conductive sheet (16) to an adhesive tape (18). Stamping the conductive sheet (16) to form a die pad (24) and separating the remainder (26) of the sheet from the adhesive tape (18) so that only the die pad (24) remains on the adhesive tape (18). A substrate (28) is applied to the adhesive tape (18) proximate to the die pad (24). A die (30) is attached to the die pad (24) and electrically coupled to the substrate (28). An encapsulant (34) is formed around at least a portion of the die (30), the die pad (24) and the substrate (28) above the adhesive tape (18). The adhesive tape (18) is removed from the die pad (24), substrate (28) and encapsulant (34). Conductive balls (36) are attached to the substrate (28).
Abstract: A highly reliable semiconductor chip electrode structure allowing control of interface reaction of bonding sections even in the case of using two- or three-element solder used conventionally is disclosed. A solder alloy making layer for preventing dissolving and diffusion of tin into tin-based lead free solder is thinly formed on a UBM layer. The tin-based solder is supplied in solder paste or solder ball form. A combined solder alloy layer composed of a combination of intermetallic compounds, one of tin and the solder alloy making layer, and one of tin and the UBM layer, is formed by heating and melting.
Abstract: Formulations and processes for forming wafer coat layers are disclosed. In one embodiment, an organic surface protectant is incorporated into a wafer coat formulation deposited onto a semiconductor wafer prior to the laser scribe operation. Upon removal of the wafer coat layer, the organic surface protectant remains on the bumps and thereby prevents oxidation of the bumps between die prep and chip and attach. In an alternative embodiment, an ultraviolet light absorber is added to the wafer coat formulation to enhance the wafer coat layer's energy absorption and thereby improve the laser's ability to ablate the wafer coat layer. In an alternative embodiment, a conformal wafer coat layer is deposited on the wafer and die bumps, thereby reducing wafer coat layer thickness variations that can impact the laser scribing ability.
Type:
Grant
Filed:
March 31, 2005
Date of Patent:
October 9, 2007
Assignee:
Intel Corporation
Inventors:
Eric J. Li, Daoqiang Lu, Christopher L. Rumer, Paul A. Koning, Darcy E. Fleming, Gudbjorg H. Oskarsdottir, Tiffany Byrne
Abstract: A light emitting device has a light emitting diode (LED), a reflector cup, and one or more adjustment mechanisms to control the intensity profile of light emitted from the light emitting device. The reflector cup has a base and a sidewall extending outward from the base. A base adjustment mechanism controls the total amount of light reflected from the base and into the beam of light emitted from the light emitting mechanism by controlling the aggregate reflectivity of the base. A sidewall adjustment mechanism controls the angle of the sidewall relative to the base. A vertical adjustment mechanism vertically raises or lowers the LED relative to the base.
Type:
Grant
Filed:
October 21, 2005
Date of Patent:
October 9, 2007
Assignee:
Avago Technologies ECBU IP (Singapore) Pte Ltd
Inventors:
Wool Kin Goon, Thye Linn Mok, Kee Yean Ng, Janet Bee Yin Chua, Gim Eng Chew, Rene P. Helbing
Abstract: The invention includes methods of forming epitaxial silicon-comprising material and methods of forming vertical transistors. In one implementation, a method of forming epitaxial silicon-comprising material includes providing a substrate comprising monocrystalline material. A first portion of the monocrystalline material is outwardly exposed while a second portion of the monocrystalline material is masked. A first silicon-comprising layer is epitaxially grown from the exposed monocrystalline material of the first portion and not from the monocrystalline material of the masked second portion. After growing the first silicon-comprising layer, the second portion of the monocrystalline material is unmasked. A second silicon-comprising layer is then epitaxially grown from the first silicon-comprising layer and from the unmasked monocrystalline material of the second portion. Other aspects and implementations are contemplated.
Type:
Grant
Filed:
October 20, 2005
Date of Patent:
October 2, 2007
Assignee:
Micron Technology, Inc.
Inventors:
Nirmal Ramaswamy, Gurtej S. Sandhu, Cem Basceri, Eric R. Blomiley
Abstract: The present invention relates to use of selective oxidation to oxidize silicon in the presence of tungsten and/or tungsten nitride in memory cells and memory arrays. This technique is especially useful in monolithic three dimensional memory arrays. In one aspect of the invention, the silicon of a diode-antifuse memory cell is selectively oxidized to repair etch damage and reduce leakage, while exposed tungsten of adjacent conductors and tungsten nitride of a barrier layer are not oxidized. In some embodiments, selective oxidation may be useful for gap fill. In another aspect of the invention, TFT arrays made up of charge storage memory cells comprising a polysilicon/tungsten nitride/tungsten gate can be subjected to selective oxidation to passivate the gate polysilicon and reduce leakage.
Abstract: A multiple gate region FET device for forming up to 6 FET devices and method for forming the same, the device including a multiple fin shaped structure comprising a semiconductor material disposed on a substrate; said multiple fin shaped structure comprising substantially parallel spaced apart sidewall portions, each of said sidewall portions comprising major inner and outer surfaces and an upper surface; wherein, each of said surfaces comprises a surface for forming an overlying field effect transistor (FET).
Abstract: Homogeneous and dense arrays of nanowires are described. The nanowires can be formed in solution and can have average diameters of 40-300 nm and lengths of 1-3 ?m. They can be formed on any suitable substrate. Photovoltaic devices are also described.
Type:
Grant
Filed:
June 14, 2004
Date of Patent:
September 4, 2007
Assignee:
The Regents of the University of California