Patents by Inventor Agostino Macerola
Agostino Macerola has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120012Abstract: A memory device includes an array of memory cells, a diode having a threshold voltage that changes with temperature, an analog-to-digital converter (ADC), and a pulse generator. The ADC includes a voltage comparator having a positive terminal coupled with the diode. The ADC further includes a first capacitor coupled between a negative terminal of the voltage comparator and ground, and a second capacitor selectively coupled between the first capacitor and a voltage reference node. The second capacitor has a smaller capacitance than that of the first capacitor. The pulse generator is coupled with the ADC and generates pulses. The pulses cause the first capacitor to connect to the second capacitor and equalize charge between the first capacitor and the second capacitor. An inverted signal of the pulses causes the second capacitor to be coupled with the voltage reference node to pre-charge the first capacitor.Type: ApplicationFiled: December 14, 2023Publication date: April 11, 2024Inventors: Agostino Macerola, Gianni Rea
-
Patent number: 11908530Abstract: A memory device includes an array of memory cells, a diode having a threshold voltage that changes with temperature, an analog-to-digital converter (ADC), and a pulse generator. The ADC includes a voltage comparator having a positive terminal coupled with the diode. The ADC further includes a first capacitor coupled between a negative terminal of the voltage comparator and ground, and a second capacitor selectively coupled between the first capacitor and a voltage reference node. The second capacitor has a smaller capacitance than that of the first capacitor. The pulse generator is coupled with the ADC and generates pulses. The pulses cause the first capacitor to connect to the second capacitor and equalize charge between the first capacitor and the second capacitor. An inverted signal of the pulses causes the second capacitor to be coupled with the voltage reference node to pre-charge the first capacitor.Type: GrantFiled: March 2, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Gianni Rea
-
Publication number: 20230393739Abstract: In some implementations, a memory device may receive a command to read data in a first format from non-volatile memory, the data being stored in a second format in the non-volatile memory, the second format comprising a plurality of copies of the data in the first format. The memory device may compare, using an error correction circuit, the plurality of copies of the data to determine a dominant bit state for bits of the data. The memory device may store the dominant bit state for bits of the data in the non-volatile memory as error-corrected data in the first format. The memory device may cause the error-corrected data to be read from the non-volatile memory in the first format as a response to the command to read the data in the first format.Type: ApplicationFiled: October 24, 2022Publication date: December 7, 2023Inventors: Jeremy BINFET, Tommaso VALI, Walter DI FRANCESCO, Luigi PILOLLI, Angelo COVELLO, Andrea D'ALESSANDRO, Agostino MACEROLA, Cristina LATTARO, Claudia CIASCHI
-
Patent number: 11715502Abstract: Charge pumps of integrated circuit devices might include an input configured to receive an internally-generated first voltage level, an output, and a plurality of stages between its input and output. A particular stage might include a voltage isolation device, a voltage driver, and a capacitance having a first electrode connected to an output of the voltage driver and a second electrode connected to the voltage isolation device. The voltage driver might be responsive to a clock signal and to a voltage level of the output of the voltage driver to selectively connect the output of the voltage driver to either a first voltage node configured to receive the first voltage level, a second voltage node configured to receive a second voltage level lower than the first voltage level, or a third voltage node configured to receive a third voltage level lower than the second voltage level.Type: GrantFiled: January 28, 2020Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Patent number: 11704047Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: GrantFiled: November 29, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro
-
Publication number: 20230111614Abstract: A memory device includes an array of memory cells, a diode having a threshold voltage that changes with temperature, an analog-to-digital converter (ADC), and a pulse generator. The ADC includes a voltage comparator having a positive terminal coupled with the diode. The ADC further includes a first capacitor coupled between a negative terminal of the voltage comparator and ground, and a second capacitor selectively coupled between the first capacitor and a voltage reference node. The second capacitor has a smaller capacitance than that of the first capacitor. The pulse generator is coupled with the ADC and generates pulses. The pulses cause the first capacitor to connect to the second capacitor and equalize charge between the first capacitor and the second capacitor. An inverted signal of the pulses causes the second capacitor to be coupled with the voltage reference node to pre-charge the first capacitor.Type: ApplicationFiled: March 2, 2022Publication date: April 13, 2023Inventors: Agostino Macerola, Gianni Rea
-
Publication number: 20230037884Abstract: A memory device includes a memory array comprising a plurality of wordlines, and control logic, operatively coupled with the memory array. The control logic causes a measurement programming pulse to be sequentially applied to each of the plurality of wordlines of the memory array and determines respective threshold voltages stored in a number of memory cells associated with each of the plurality of wordlines. The control logic further determines a difference in the respective threshold voltages based on a location of the number of memory cells within each wordline and determines a respective resistance-capacitance (RC) time constant for each of the plurality of wordlines in view of the difference in the respective threshold voltages.Type: ApplicationFiled: July 19, 2022Publication date: February 9, 2023Inventors: Tommaso Vali, Agostino Macerola
-
Publication number: 20220405002Abstract: A system includes a memory array, a thermometer, and control logic, operatively coupled with the memory array and the thermometer, to perform operations including causing the thermometer to obtain a first temperature result, monitoring a time since obtaining the first temperature result, determining whether the time satisfies a threshold time condition, in response to determining that the time satisfies the threshold time condition, causing the thermometer to obtain a second temperature result from an automatic temperature reading, determining a difference between the second temperature result and a previously stored temperature result, and filtering the second temperature result based on the difference to obtain a new stored temperature result.Type: ApplicationFiled: November 29, 2021Publication date: December 22, 2022Inventors: Agostino Macerola, Michele Piccardi, Umberto Siciliani, Tommaso Vali, Enrico Favaro
-
Publication number: 20220390972Abstract: An apparatus includes a voltage regulator coupled with a first voltage source, which supplies core memory circuitry. A first transistor is coupled between an output of the voltage regulator and input/output (I/O) circuitry. A second transistor is coupled between a second voltage source and the I/O circuitry, the second voltage source to power a set of I/O buffers. Control logic coupled with gates of the first and second transistors is to perform operations including: causing the second transistor to be activated to permit current to flow from the second voltage source to the I/O circuitry; in response to detecting a current draw from the I/O circuitry that satisfies a first threshold criterion, causing the first transistor to be activated; and causing the second transistor to be deactivated over a time interval during which the I/O circuitry is powered by the first voltage source and the second voltage source.Type: ApplicationFiled: March 2, 2022Publication date: December 8, 2022Inventor: Agostino Macerola
-
Patent number: 10922220Abstract: Technology for a memory device operable to program memory cells in the memory device is described. The memory device can include a plurality of memory cells and a memory controller. The memory controller can receive a page of data. The memory controller can segment the page of data into a group of data segments. The memory controller can program the group of data segments to memory cells in the plurality of memory cells that are associated with an inhibit tile group (ITG). The group of data segments for the page of data can be programmed using all bits included in each of the memory cells associated with the ITG.Type: GrantFiled: July 1, 2017Date of Patent: February 16, 2021Assignee: Intel CorporationInventors: Umberto Siciliani, Giulio Giuseppe Marotta, Tommaso Vali, Luca De Santis, Agostino Macerola, Violante Moshciano, Luigi Pilolli, Giovanni Santin, Michele Incarnati
-
Patent number: 10776362Abstract: Memory devices for facilitating pattern matching and having an array of memory cells, a plurality of key registers to store a representation of a key word, and a plurality of multiplexers, each multiplexer of the plurality of multiplexers to select a representation of a bit from a key register of the plurality of key registers to compare to data stored in the array of memory cells.Type: GrantFiled: August 27, 2018Date of Patent: September 15, 2020Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Giulio G. Marotta, Marco-Domenico Tiburzi, Tommaso Vali, Frankie F. Roohparvar, Agostino Macerola
-
Publication number: 20200160892Abstract: Charge pumps of integrated circuit devices might include an input configured to receive an internally-generated first voltage level, an output, and a plurality of stages between its input and output. A particular stage might include a voltage isolation device, a voltage driver, and a capacitance having a first electrode connected to an output of the voltage driver and a second electrode connected to the voltage isolation device.Type: ApplicationFiled: January 28, 2020Publication date: May 21, 2020Applicant: MICRON TECHNOLOGY, INC.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Patent number: 10515669Abstract: Voltage generation circuits include a stage including a voltage driver having inputs connected to respective voltage nodes and a clock signal, and a stage capacitance having a first electrode connected to an output of the voltage driver and a second electrode connected to a voltage isolation device. The voltage driver might be configured to connect its output to receive a first voltage when the clock signal has a particular logic level and a voltage level of its output is less than a threshold, to connect its output to receive a second voltage greater than the first voltage when the clock signal has the particular logic level and the voltage level of its output is greater than the threshold, and to connect its output to receive a third voltage less than the first voltage when the clock signal has a different logic level.Type: GrantFiled: August 31, 2018Date of Patent: December 24, 2019Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Publication number: 20190051334Abstract: Voltage generation circuits include a stage including a voltage driver having inputs connected to respective voltage nodes and a clock signal, and a stage capacitance having a first electrode connected to an output of the voltage driver and a second electrode connected to a voltage isolation device. The voltage driver might be configured to connect its output to receive a first voltage when the clock signal has a particular logic level and a voltage level of its output is less than a threshold, to connect its output to receive a second voltage greater than the first voltage when the clock signal has the particular logic level and the voltage level of its output is greater than the threshold, and to connect its output to receive a third voltage less than the first voltage when the clock signal has a different logic level.Type: ApplicationFiled: August 31, 2018Publication date: February 14, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Publication number: 20190051333Abstract: Methods of operating a voltage generation circuit include applying a clock signal to an input of a voltage driver of a stage of the voltage generation circuit, connecting the output of the voltage driver to a first voltage node configured to receive a first voltage when the clock signal has a particular logic level and a voltage level of an output of the voltage driver is less than a threshold, connecting the output of the voltage driver to a second voltage node configured to receive a second voltage, greater than the first voltage, when the clock signal has the particular logic level and the voltage level of the output of the voltage driver is greater than the threshold, and connecting the output of the voltage driver to a third voltage node configured to receive a third voltage, less than the first voltage, when the clock signal has a different logic level.Type: ApplicationFiled: August 31, 2018Publication date: February 14, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Publication number: 20190004938Abstract: Technology for a memory device operable to program memory cells in the memory device is described. The memory device can include a plurality of memory cells and a memory controller. The memory controller can receive a page of data. The memory controller can segment the page of data into a group of data segments. The memory controller can program the group of data segments to memory cells in the plurality of memory cells that are associated with an inhibit tile group (ITG). The group of data segments for the page of data can be programmed using all bits included in each of the memory cells associated with the ITG.Type: ApplicationFiled: July 1, 2017Publication date: January 3, 2019Applicant: Intel CorporationInventors: Umberto Siciliani, Giulio Giuseppe Marotta, Tommaso Vali, Luca De Santis, Agostino Macerola, Violante Moshciano, Luigi Pilolli, Giovanni Santin, Michele Incarnati
-
Publication number: 20180365293Abstract: Memory devices for facilitating pattern matching and having an array of memory cells, a plurality of key registers to store a representation of a key word, and a plurality of multiplexers, each multiplexer of the plurality of multiplexers to select a representation of a bit from a key register of the plurality of key registers to compare to data stored in the array of memory cells.Type: ApplicationFiled: August 27, 2018Publication date: December 20, 2018Applicant: Micron Technology, Inc.Inventors: Luca De Santis, Giulio G. Marotta, Marco-Domenico Tiburzi, Tommaso Vali, Frankie F. Roohparvar, Agostino Macerola
-
Patent number: 10157644Abstract: Methods of operating a voltage generation circuit, and apparatus configured to perform such methods, include applying a clock signal to an input of a voltage driver of a stage of the voltage generation circuit, connecting the voltage driver output to a first voltage node configured to receive a first voltage when the clock signal has a particular logic level and a voltage level of the voltage driver output is less than a threshold, connecting the voltage driver output to a second voltage node configured to receive a second voltage greater than the first voltage when the clock signal has the particular logic level and the voltage level of the voltage driver output is greater than the threshold, and connecting the voltage driver output to a third voltage node configured to receive a third voltage less than the first voltage when the clock signal has a different logic level.Type: GrantFiled: August 8, 2017Date of Patent: December 18, 2018Assignee: Micron Technology, Inc.Inventors: Agostino Macerola, Marco-Domenico Tiburzi, Stefano Perugini
-
Patent number: 10089359Abstract: Memory devices for facilitating pattern matching and having an array of memory cells, a plurality of key registers to store a representation of a key word, and a plurality of multiplexers, each multiplexer of the plurality of multiplexers to select a representation of a bit from a key register of the plurality of key registers to compare to data stored in the array of memory cells.Type: GrantFiled: September 1, 2016Date of Patent: October 2, 2018Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Giulio G. Marotta, Marco-Domenico Tiburzi, Tommaso Vali, Frankie F. Roohparvar, Agostino Macerola
-
Publication number: 20160371335Abstract: Memory devices for facilitating pattern matching and having an array of memory cells, a plurality of key registers to store a representation of a key word, and a plurality of multiplexers, each multiplexer of the plurality of multiplexers to select a representation of a bit from a key register of the plurality of key registers to compare to data stored in the array of memory cells.Type: ApplicationFiled: September 1, 2016Publication date: December 22, 2016Applicant: MICRON TECHNOLOGY, INC.Inventors: Luca De Santis, Giulio G. Marotta, Marco-Domenico Tiburzi, Tommaso Vali, Frankie F. Roohparvar, Agostino Macerola