Patents by Inventor Ajey P. Jacob
Ajey P. Jacob has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230314717Abstract: Provided is an electro-optic transducer comprising: a first optical disk resonator and a second optical disk resonator, wherein the first optical disk resonator and the second optical disk resonator are optically coupled; a waveguide, the waveguide optically coupled to at least one of the first optical disk resonator and the second optical disk resonator; and a resonator, the resonator functionally coupled to at least a portion of the first optical disk resonator and the second optical disk resonator..Type: ApplicationFiled: December 1, 2022Publication date: October 5, 2023Inventors: Ramesh Kudalippalliyalil, Sujith Chandran, Akhilesh Jaiswal, Ajey P. Jacob
-
Patent number: 11233191Abstract: Integrated circuits with embedded memory structures, and methods for fabricating integrated circuits are provided. An exemplary method for fabricating an integrated circuit includes forming first and second conductive interconnects over a semiconductor substrate. The method includes depositing a conductive material over the first conductive interconnect. Also, the method includes forming a memory structure over the conductive material, wherein the memory structure has an uppermost surface distanced from the first conductive interconnect by a first height. Further, the method includes forming an interlayer dielectric over the memory structure and forming a conductive via coupled to the second conductive interconnect, wherein the conductive via has a second height over the second conductive interconnect less than the first height. The method also includes forming first and second contact plugs through the interlayer dielectric.Type: GrantFiled: September 26, 2018Date of Patent: January 25, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Ajey P. Jacob, Eswar Ramanathan
-
Patent number: 10804416Abstract: The present disclosure relates to semiconductor structures and, more particularly, to graphene detectors integrated with optical waveguide structures and methods of manufacture. The structure includes a plurality of non-planar fin structures composed of substrate material, and a non-planar sheet of graphene material extending entirely over each of the plurality of non-planar fin structures.Type: GrantFiled: June 12, 2019Date of Patent: October 13, 2020Assignee: GLOBALFOUNDRIES INC.Inventor: Ajey P. Jacob
-
Patent number: 10746925Abstract: Grating couplers and methods of fabricating a grating coupler. The grating coupler may include a plurality of grating structures arranged on a substrate and a layer arranged over the grating structures. The grating structures are composed of a first material characterized by a first refractive index with a real part. The layer is composed of a second material characterized by a second refractive index with a real part. The real part of the second refractive index is greater than the real part of the first refractive index of the first material for electromagnetic radiation with a wavelength in a range of 1 micron to 9 microns.Type: GrantFiled: January 23, 2018Date of Patent: August 18, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Ajey P. Jacob, Yusheng Bian
-
Publication number: 20200098976Abstract: Integrated circuits with embedded memory structures, and methods for fabricating integrated circuits are provided. An exemplary method for fabricating an integrated circuit includes forming first and second conductive interconnects over a semiconductor substrate. The method includes depositing a conductive material over the first conductive interconnect. Also, the method includes forming a memory structure over the conductive material, wherein the memory structure has an uppermost surface distanced from the first conductive interconnect by a first height. Further, the method includes forming an interlayer dielectric over the memory structure and forming a conductive via coupled to the second conductive interconnect, wherein the conductive via has a second height over the second conductive interconnect less than the first height. The method also includes forming first and second contact plugs through the interlayer dielectric.Type: ApplicationFiled: September 26, 2018Publication date: March 26, 2020Inventors: Ajey P. Jacob, Eswar Ramanathan
-
Patent number: 10515679Abstract: A magneto-resistive memory (MRM) structure includes a source line and a first transistor that includes a source region and a drain region. The source line is electrically connected to the source region of the first transistor. The MRM structure further includes an MRM cell that includes an MRM transistor electrically in series with an MRM magnetic tunnel junction (MTJ). The MRM transistor is electrically connected to the drain region of the first transistor such that the MRM cell is electrically in series with the first transistor. Still further, the MRM structure further includes a voltage amplifier electrically connected to a mid-point node of the first transistor and the MRM transistor, a sense-amplifier electrically connected to the voltage amplifier, and a bit line electrically connected to the MRM MTJ of the MRM cell.Type: GrantFiled: February 6, 2018Date of Patent: December 24, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Akhilesh Jaiswal, Ajey P. Jacob, Bipul C. Paul, William Taylor, Danny Pak-Chum Shum
-
Patent number: 10453750Abstract: Disclosed herein are a method of forming stacked elongated nanoshapes (NSs) (e.g., stacked nanowires (NWs)) of different semiconductor materials above a substrate, a method of forming different devices (e.g., stacked field effect transistors (FETs) having different type conductivities) using the stacked NSs and the resulting structures. In the methods, stacked elongated NSs made of the same first semiconductor material can be formed above a substrate. The stacked elongated NSs can include at least a first NS and a second NS above the first NS. The second NS can then be selectively processed in order to convert the second NS from the first semiconductor material to a second semiconductor material. The first and second NSs can subsequently be used to form first and second devices, respectively, wherein the second device is stacked above the first device. The first and second device can be, for example, first and second FETs, respectively.Type: GrantFiled: June 22, 2017Date of Patent: October 22, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Bartlomiej J. Pawlak, Guillaume Bouche, Ajey P. Jacob
-
Publication number: 20190296160Abstract: The present disclosure relates to semiconductor structures and, more particularly, to graphene detectors integrated with optical waveguide structures and methods of manufacture. The structure includes a plurality of non-planar fin structures composed of substrate material, and a non-planar sheet of graphene material extending entirely over each of the plurality of non-planar fin structures.Type: ApplicationFiled: June 12, 2019Publication date: September 26, 2019Inventor: Ajey P. JACOB
-
Patent number: 10396121Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to finFETs for light emitting diode displays and methods of manufacture. The method includes: forming replacement fin structures with a doped core region, on doped substrate material; forming quantum wells over the replacement fin structures; forming a first color emitting region by doping at least one of the quantum wells over at least a first replacement fin structure of the replacement fin structures, while protecting at least a second replacement fin structure of the replacement fin structures; and forming a second color emitting region by doping another one of the quantum wells over the at least second replacement fin structure of the replacement fin structures, while protecting the first replacement fin structure and other replacement fin structures which are not to be doped.Type: GrantFiled: August 18, 2017Date of Patent: August 27, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ajey P. Jacob, Srinivasa Banna, Deepak Nayak
-
Patent number: 10388691Abstract: A color stacked light emitting diode (LED) pixel is disclosed. The color stacked LED includes an LED pixel structure body, a base LED disposed on at least a portion of the LED pixel structure body, an intermediate LED disposed on the base LED, and a top LED disposed on the intermediate LED. The stacked LED may be an overlapping or a non-overlapping LED pixel. The LED pixel structure body may be a fin body or a nanowire body.Type: GrantFiled: May 18, 2017Date of Patent: August 20, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Srinivasa Banna, Deepak Nayak, Ajey P. Jacob
-
Publication number: 20190244650Abstract: A magneto-resistive memory (MRM) structure includes a source line and a first transistor that includes a source region and a drain region. The source line is electrically connected to the source region of the first transistor. The MRM structure further includes an MRM cell that includes an MRM transistor electrically in series with an MRM magnetic tunnel junction (MTJ). The MRM transistor is electrically connected to the drain region of the first transistor such that the MRM cell is electrically in series with the first transistor. Still further, the MRM structure further includes a voltage amplifier electrically connected to a mid-point node of the first transistor and the MRM transistor, a sense-amplifier electrically connected to the voltage amplifier, and a bit line electrically connected to the MRM MTJ of the MRM cell.Type: ApplicationFiled: February 6, 2018Publication date: August 8, 2019Inventors: Akhilesh Jaiswal, Ajey P. Jacob, Bipul C. Paul, William Taylor, Danny Pak-Chum Shum
-
Patent number: 10374106Abstract: The present disclosure relates to semiconductor structures and, more particularly, to graphene detectors integrated with optical waveguide structures and methods of manufacture. The structure includes a plurality of non-planar fin structures composed of substrate material, and a non-planar sheet of graphene material extending entirely over each of the plurality of non-planar fin structures.Type: GrantFiled: April 13, 2017Date of Patent: August 6, 2019Assignee: GLOBALFOUNDARIES INC.Inventor: Ajey P. Jacob
-
Publication number: 20190227229Abstract: Grating couplers and methods of fabricating a grating coupler. The grating coupler may include a plurality of grating structures arranged on a substrate and a layer arranged over the grating structures. The grating structures are composed of a first material characterized by a first refractive index with a real part. The layer is composed of a second material characterized by a second refractive index with a real part. The real part of the second refractive index is greater than the real part of the first refractive index of the first material for electromagnetic radiation with a wavelength in a range of 1 micron to 9 microns.Type: ApplicationFiled: January 23, 2018Publication date: July 25, 2019Inventors: Ajey P. Jacob, Yusheng Bian
-
Patent number: 10355043Abstract: The present disclosure relates to semiconductor structures and, more particularly, to integrated vertical transistors and light emitting diodes and methods of manufacture. The structure includes a vertically oriented stack of material having a light emitting diode (LED) integrated with a source region and a drain region of a vertically oriented active device.Type: GrantFiled: June 28, 2017Date of Patent: July 16, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ajey P. Jacob, Deepak K. Nayak, Srinivasa R. Banna
-
Patent number: 10319642Abstract: A method of forming Si or Ge-based and III-V based vertically integrated nanowires on a single substrate and the resulting device are provided. Embodiments include forming first trenches in a Si, Ge, III-V, or SixGe1-x substrate; forming a conformal SiN, SiOxCyNz layer over side and bottom surfaces of the first trenches; filling the first trenches with SiOx; forming a first mask over portions of the Si, Ge, III-V, or SixGe1-x substrate; removing exposed portions of the Si, Ge, III-V, or SixGe1-x substrate, forming second trenches; forming III-V, III-VxMy, or Si nanowires in the second trenches; removing the first mask and forming a second mask over the III-V, III-VxMy, or Si nanowires and intervening first trenches; removing the SiOx layer, forming third trenches; and removing the second mask.Type: GrantFiled: August 2, 2017Date of Patent: June 11, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Suraj Kumar Patil, Ajey P. Jacob
-
Patent number: 10283560Abstract: Disclosed is a device which includes first and second major substrate surfaces. The first substrate surface includes an LED with first and second terminals while the second substrate surface includes CMOS circuit components. The CMOS components and LED are coupled by through silicon via (TSV) contacts which extend through the second substrate surface.Type: GrantFiled: February 20, 2018Date of Patent: May 7, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Deepak Nayak, Srinivasa Banna, Ajey P. Jacob
-
Patent number: 10263151Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to light emitting diodes and methods of manufacture. The method includes: forming fin structures with a doped core region, on a substrate material; forming a first color emitting region by cladding the doped core region of a first fin structure of the fin structures, while protecting the doped core regions of a second fin structure and a third fin structure of the fin structures; forming a second color emitting region by cladding the doped core region of the second fin structure, while protecting the doped core regions of the first fin structure and the third fin structure; and forming a third color emitting region by cladding the doped core region of the third fin structure, while protecting the doped core regions of the first fin structure and the second fin structure.Type: GrantFiled: August 18, 2017Date of Patent: April 16, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ajey P. Jacob, Srinivasa Banna, Deepak Nayak
-
Publication number: 20190107672Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to non-planar waveguide structures and methods of manufacture. The waveguide structure includes: non-planar structures composed of a first material; a cladding layer over the non-planar structures composed of a second material; and a material formed over the cladding layer.Type: ApplicationFiled: October 5, 2017Publication date: April 11, 2019Inventor: Ajey P. JACOB
-
Patent number: 10217846Abstract: Disclosed are a method of forming vertical field effect transistor(s) and the resulting structure. In the method, five semiconductor layers are formed in a stack by epitaxial deposition. The first and fifth layers are one semiconductor material, the second and fourth layers are another and the third layer is yet another. The stack is patterned into fin(s). Vertical surfaces of the second and fourth layers of the fin(s) are etched to form upper and lower spacer cavities and these cavities are filled with upper and lower spacers. Vertical surfaces of the third layer of the fin(s) are etched to form a gate cavity and this cavity is filled with a gate. Since epitaxial deposition is used to form the semiconductor layers, the thicknesses of these layers and thereby the heights of the spacer cavities and gate cavity and the corresponding lengths of the spacers and gate can be precisely controlled.Type: GrantFiled: January 17, 2018Date of Patent: February 26, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Steven Bentley, Min Gyu Sung, Chanro Park, Steven Soss, Hui Zang, Xusheng Wu, Yi Qi, Ajey P. Jacob, Murat K. Akarvardar, Siva P. Adusumilli, Jiehui Shu, Haigou Huang, John H. Zhang
-
Patent number: 10217900Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to light emitting diode (LED) structures and methods of manufacture. The method includes: forming a buffer layer on a substrate, the buffer layer having at least a lattice mismatch with the substrate; and relaxing the buffer layer by pixelating the buffer layer into discrete islands, prior to formation of a quantum well.Type: GrantFiled: July 6, 2017Date of Patent: February 26, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Deepak K. Nayak, Srinivasa R. Banna, Ajey P. Jacob