Patents by Inventor Alexander Andreev
Alexander Andreev has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7667494Abstract: Methods and apparatus are provided for a fast unbalanced pipeline architecture. A disclosed pipeline buffer comprises a plurality of memory registers connected in series, each of the plurality of memory registers, such as flip-flops, having an enable input and a clock input; and a controlling memory register having an output that drives the enable inputs of the plurality of memory registers, whereby a predefined binary value on an input of the controlling memory register shifts values of the plurality of memory registers on a next clock cycle. A plurality of the disclosed pipeline buffets can be configured in a multiple stage configuration. At least one of the plurality of memory registers can comprise a locking memory register that synchronizes the pipeline buffer. The pipeline buffer can optionally include a delay gate to delay a clock signal and an inverter to invert the delayed clock signal.Type: GrantFiled: March 31, 2008Date of Patent: February 23, 2010Assignee: LSI CorporationInventors: Alexander Andreev, Ivan Pavisic, Igor Vikhliantsev
-
Publication number: 20100030835Abstract: A variable node processing unit with N+1 inputs, having at least a first bank of two-input adders and a separate last bank of two-input adders, where the banks of adders are disposed in series.Type: ApplicationFiled: August 4, 2008Publication date: February 4, 2010Applicant: LSI CORPORATIONInventors: Alexander Andreev, Sergey Gribok, Oleg Izyumin
-
Publication number: 20100031127Abstract: A method to generate an erasure locator polynomial in an error-and-erasure decode. The method generally includes the steps of (A) storing current values in multiple registers at a current moment, (B) generating first values by multiplying each current value by a respective one of multiple constants, (C) generating second values by gating at least all but one of the first values with a current one of multiple erasure values of an erasure position vector, (D) generating next values by combining each one of the second values with a corresponding one of the first values, (E) loading the next values into the registers in place of the current values at a next moment and (F) generating an output signal carrying the current values at a last moment such that the current values form the coefficients of the erasure locator polynomial.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Inventors: Pavel A. Panteleev, Elyar E. Gasanov, Alexander Andreev, Ilya V. Neznanov, Pavel A. Aliseychik
-
Publication number: 20090309770Abstract: Methods and apparatus are provided for programmable decoding of a plurality of code types. A method is provided for decoding data encoded using one of a plurality of code types, where each of the code types correspond to a communication standard. The code type associated with the data is identified and the data is allocated to a plurality of programmable parallel decoders. The programmable parallel decoders can be reconfigured to decode data encoded using each of the plurality of code types. A method is also provided for interleaving data among M parallel decoders using a communications network. An interleaver table is employed, wherein each entry in the interleaver table identifies one of the M parallel decoders as a target decoder and a target address of a communications network for interleaved data. Data is interleaved by writing the data to the target address of the communications network.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Inventors: Alexander Andreev, Sergey Gribok, Oleg Izyumin, Ranko Scepanovic, Igor Vikhliantsev, Vojislav Vukovic
-
Publication number: 20090287980Abstract: A device for soft decoding contains a set of operational elements, each being capable of performing one of several different functions. The operational elements may be dynamically configured with input and output connections to registers, memory locations, and other operational elements to perform various steps in a soft decoding scheme. In many cases, the operational elements may be configured to operate in a pipeline mode where many sequences of operations may be performed in parallel. Some embodiments may be reconfigured at each clock cycle to perform different steps during a decoding operation. The device may be used to perform several different soft decoding schemes with the flexibility of a programmable processor but the throughput of a hardware implementation.Type: ApplicationFiled: May 16, 2008Publication date: November 19, 2009Applicant: LSI CORPORATIONInventors: Sergey Gribok, Alexander Andreev
-
Publication number: 20090281969Abstract: An arbitrary function may be represented as an optimized decision tree. The decision tree may be calculated, pruned, and factored to create a highly optimized set of equations, much of which may be represented by simple circuits and little, if any, complex processing. A circuit design system may automate the decision tree generation, optimization, and circuit generation for an arbitrary function. The circuits may be used for processing digital signals, such as soft decoding and other processes, among other uses.Type: ApplicationFiled: May 9, 2008Publication date: November 12, 2009Applicant: LSI CorporationInventors: Alexander Andreev, Vojislav Vukovic, Ranko Scepanovic
-
Publication number: 20090243657Abstract: Methods and apparatus are provided for a fast unbalanced pipeline architecture. A disclosed pipeline buffer comprises a plurality of memory registers connected in series, each of the plurality of memory registers, such as flip-flops, having an enable input and a clock input; and a controlling memory register having an output that drives the enable inputs of the plurality of memory registers, whereby a predefined binary value on an input of the controlling memory register shifts values of the plurality of memory registers on a next clock cycle. A plurality of the disclosed pipeline buffets can be configured in a multiple stage configuration. At least one of the plurality of memory registers can comprise a locking memory register that synchronizes the pipeline buffer. The pipeline buffer can optionally include a delay gate to delay a clock signal and an inverter to invert the delayed clock signal.Type: ApplicationFiled: March 31, 2008Publication date: October 1, 2009Inventors: Alexander Andreev, Ivan Pavisic, Igor Vikhliantsev
-
Publication number: 20090158118Abstract: A method of configurable decoding is disclosed. The method generally includes the steps of (A) receiving a variable value in a configuration signal, (B) calculating a plurality of first syndromes corresponding to a particular codeword of a plurality of codewords received in an input signal, the particular codeword having a plurality of information symbols and a plurality of parity symbols coded such that up to a fixed value of a plurality of errors in the particular codeword are correctable, the fixed value being greater than the variable value, (C) transforming the first syndromes into a plurality of second syndromes such that no greater than the variable value of the errors in the particular codeword are correctable and (D) generating an intermediate signal carrying the second syndromes.Type: ApplicationFiled: December 17, 2007Publication date: June 18, 2009Inventors: Alexander Andreev, Ilya V. Neznanov, Elyar E. Gasanov, Pavel A. Panteleev
-
Patent number: 7546505Abstract: A built in self test circuit in a memory matrix. Memory cells within the matrix are disposed into columns. The circuit has only one memory test controller, adapted to initiate commands and receive results. Transport controllers are paired with the columns of memory cells. The controllers receive commands from the memory test controller, test memory cells within the column, receive test results, and provide the results to the memory test controller. The transport controllers operate in three modes. A production testing mode tests the memory cells in different columns, accumulating the results for a given column with the controller associated with the column. A production testing mode retrieves the results from the controllers. A diagnostic testing mode tests memory cells within one column, while retrieving results for the column.Type: GrantFiled: November 8, 2006Date of Patent: June 9, 2009Assignee: LSI CorporationInventors: Sergey Gribok, Alexander Andreev, Ivan Pavisic
-
Patent number: 7512918Abstract: A method of analyzing multimode delay in an integrated circuit design to produce a timing model for the integrated circuit design, by inputting a net list, IO arc delays, interconnection arc delays, and constant nets with assigned Boolean functions for the integrated circuit design, propagating the constant nets and assigning Boolean conditions to the IO arc delays and the interconnection arc delays, evaluating timing path delays and conditions for the integrated circuit design, creating the integrated circuit design timing model parameters, and outputting the integrated circuit design timing model. The method is especially desirable for netlists with very complicated mixing logics that include muxing of clocks. In particular, RRAMs are such netlists.Type: GrantFiled: August 17, 2005Date of Patent: March 31, 2009Assignee: LSI CorporationInventors: Alexander Andreev, Andrey Nikitin, Ranko Scepanovic
-
Publication number: 20080320066Abstract: An apparatus and method are provided in various illustrative embodiments for an integrated circuit chip that provides a fast, compact, and cryptographically strong random number generator. In one illustrative embodiment, an apparatus includes an initial random source, and a post-processing block in communicative connection with the initial random source. The post-processing block is configured to receive signals from the initial random source, to apply one or more finite field operations to the signals to generate an output, and to provide an output signal based on the output via an output channel, in this illustrative embodiment.Type: ApplicationFiled: June 22, 2007Publication date: December 25, 2008Applicant: LSI Logic CorporationInventors: Sergey Gribok, Alexander Andreev
-
Patent number: 7415686Abstract: A memory timing model is provided, which includes an address input, a multiple-bit data input, a multiple-bit data output, a capacity C and a width N. N one-bit wide memory modules are instantiated in parallel with one another between respective bits of the data input and the data output. Each memory module has a capacity of C bits addressed by the address input.Type: GrantFiled: December 19, 2005Date of Patent: August 19, 2008Assignee: LSI CorporationInventors: Alexander Andreev, Anatoli A. Bolotov, Ranko Scepanovic
-
Publication number: 20080178057Abstract: An improvement to an arithmetic unit of a low-density parity-check decoder, where the arithmetic unit has a pipelined architecture of modules. A first module calculates a difference between absolute values of md_R and md_g_in, and passes the result to a first Gallager module. The first Gallager module converts this value from a p0/p1 representation to a 2*p0?1 representation, and passes the result to a second module. The second module selectively adjusts the result of the previous module based on the sign values of md_g_in and md_R, and passes one of its outputs to a third module (the other two outputs, loc_item_out and hard_out, are not a part of the pipeline). The third module calculates a new md_g value by adding the result of the second module and loc_item_in, and passes this result to a fourth module. The fourth module separates a sign and an absolute value of the new md_g, and passes the result to a second Gallager module.Type: ApplicationFiled: January 24, 2007Publication date: July 24, 2008Applicant: LSI LOGIC CORPORATIONInventors: Alexander Andreev, Vojislav Vukovic, Ranko Scepanovic
-
Publication number: 20080168334Abstract: A method of encoding a binary source message u, by calculating x:=Au, calculating y:=B?x, resolving the equation Dp=y for p, and incorporating u and p to produce an encoded binary message v, where A is a matrix formed only of permutation sub matrices, B? is a matrix formed only of circulant permutation sub matrices, and D is a matrix of the form D = ( T 0 ? 0 0 0 T ? 0 0 ? ? ? ? ? 0 0 ? T 0 I I ? I I ) where T is a two-diagonal, circulant sub matrix, and I is an identity sub matrix.Type: ApplicationFiled: December 20, 2006Publication date: July 10, 2008Applicant: LSI Logic CorporationInventors: Sergey Gribok, Alexander Andreev, Igor Vikhliantsev
-
Publication number: 20080155381Abstract: An improvement to a key equation solver block for a BCH decoder, where the key equation solver block having a number of multiplier units specified by X, where: t*(7*t?1)/(codeword_len?3)?X<(t+1), where t is a number of transmission errors for the key equation solver block to correct, and codeword_len is a length of a transmitted codeword to be decoded by the BCH decoder.Type: ApplicationFiled: December 20, 2006Publication date: June 26, 2008Applicant: LSI LOGIC CORPORATIONInventors: Elyar E. Gasanov, Alexander Andreev, Ilya V. Neznanov, Pavel A. Panteleev, Sergei Gashkov
-
Publication number: 20080134008Abstract: An LDPC decoder that implements an iterative message-passing algorithm, where the improvement includes a pipeline architecture such that the decoder accumulates results for row operations during column operations, such that additional time and memory are not required to store results from the row operations beyond that required for the column operations.Type: ApplicationFiled: December 1, 2006Publication date: June 5, 2008Applicant: LSI LOGIC CORPORATIONInventors: Alexander Andreev, Igor Vikhliantsev, Sergey Gribok
-
Publication number: 20080109688Abstract: A built in self test circuit disposed within a memory matrix. Individual memory cells within the memory matrix are disposed into logical columns. The built in self test circuit has only one memory test controller, which is adapted to initiate test commands and receive test results. Transport controllers are uniquely paired with each one of the logical columns of memory cells. Each of the transport controllers is adapted to receive test commands from the memory test controller, test memory cells within the logical column as instructed by the test commands, receive test results from the logical column of memory cells, and provide the test results to the memory test controller. The transport controllers are also adapted to selectively operate in three different modes under control of the memory test controller.Type: ApplicationFiled: November 8, 2006Publication date: May 8, 2008Applicant: LSI LOGIC CORPORATIONInventors: Sergey Gribok, Alexander Andreev, Ivan Pavisic
-
Patent number: 7356743Abstract: An RRAM design having linear BIST memory and rectangular BIST memory, the improvement comprising at least one of the linear BIST memory and the rectangular BIST memory formed only of flipflops and logic cells.Type: GrantFiled: October 24, 2005Date of Patent: April 8, 2008Assignee: LSI Logic CorporationInventors: Andrey Nikitin, Ilya V. Neznanov, Alexander Andreev
-
Publication number: 20080049719Abstract: A routing multiplexer system provides p outputs based on a selected permutation of p inputs. Each of a plurality of modules has two inputs, two outputs and a control input and is arranged to supply signals at the two inputs to the two outputs in a direct or transposed order based on a value of a bit at the control input. A first p/2 group of the modules are coupled to the n inputs and a second p/2 group of the modules provide the n outputs. A plurality of control bit tables each contains a plurality of bits in an arrangement based on a respective permutation. The memory is responsive to a selected permutation to supply bits to the respective modules based on respective bit values of a respective control bit table, thereby establishing a selected and programmable permutation of the inputs to the outputs.Type: ApplicationFiled: October 25, 2007Publication date: February 28, 2008Applicant: LSI CorporationInventors: Alexander Andreev, Anatoli Bolotov, Ranko Scepanovic
-
Publication number: 20080016482Abstract: A system for layout of a module in an integrated circuit layout pattern has a cell library and a cell placement system. The cell library includes a plurality of cells. The cell placement system is adapted to select one or more cells from the cell library and to locally place each selected cell within the module layout so that each cell pin of the selected cells and each port of the module layout occupies a unique vertical routing track within the module layout.Type: ApplicationFiled: June 1, 2007Publication date: January 17, 2008Applicant: LSI Logic CorporationInventors: Alexander Andreev, Ivan Pavisic, Anatoli Bolotov