Patents by Inventor Amaury Gendron
Amaury Gendron has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150236133Abstract: Devices and methods for forming semiconductor devices with wider FinFETs for higher tunability of the varactor are provided. One method includes, for instance: obtaining an intermediate semiconductor device; applying a spacer layer over the semiconductor device; etching the semiconductor device to remove at least a portion of the spacer layer to expose the plurality of mandrels; removing the mandrels; etching the semiconductor device to remove a portion of the dielectric layer; forming at least one fin; and removing the spacer layer and the dielectric layer. One intermediate semiconductor device includes, for instance: a substrate; a dielectric layer over the substrate; a plurality of mandrels formed on the dielectric layer, the mandrels including a first set of mandrels and a second set of mandrels, wherein the first set of mandrels have a width twice as large as the second set of mandrels; and a spacer layer applied over the mandrels.Type: ApplicationFiled: February 17, 2014Publication date: August 20, 2015Inventors: Jagar SINGH, Andy WEI, Gopal SRINIVASAN, Amaury GENDRON
-
Publication number: 20150228755Abstract: Integrated circuits with relaxed silicon and germanium fins and methods for fabricating such integrated circuits are provided. The method includes a forming a crystalline silicon and germanium composite layer overlying a crystalline silicon substrate, where a composite layer crystal lattice is relaxed. A fin is formed in the composite layer, and a gate is formed overlying the fin. A portion of the fin is removed on opposite sides of the gate to form a drain cavity and a source cavity, and a source and a drain are formed in the source cavity and drain cavity, respectively.Type: ApplicationFiled: February 11, 2014Publication date: August 13, 2015Applicant: GLOBALFOUNDRIES, Inc.Inventors: Andy Wei, Jin Ping Liu, Shao Ming Koh, Amaury Gendron
-
Patent number: 9018071Abstract: Methods for forming an electrostatic discharge protection (ESD) clamps are provided. In one embodiment, the method includes forming at least one transistor having a first well region of a first conductivity type extending into a substrate. At least one transistor is formed having another well region of a second opposite conductivity type, which extends into the substrate to partially form a collector. The lateral edges of the transistor well regions are separated by a distance D, which at least partially determines a threshold voltage Vt1 of the ESD clamp. A base contact of the first conductivity type is formed in the first well region and separated from an emitter of the second conductivity type by a lateral distance Lbe. The first doping density and the lateral distance Lbe are selected to provide a parasitic base-emitter resistance Rbe in the range of 1<Rbe<800 Ohms.Type: GrantFiled: January 30, 2014Date of Patent: April 28, 2015Assignee: Freescale Semiconductor Inc.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Patent number: 9018072Abstract: An electrostatic discharge (ESD) protection clamp (21, 21?, 70, 700) for protecting associated devices or circuits (24), comprises a bipolar transistors (21, 21?, 70, 700) in which doping of facing base (75) and collector (86) regions is arranged so that avalanche breakdown occurs preferentially within a portion (84, 85) of the base region (74, 75) of the device (70, 700) away from the overlying dielectric-semiconductor interface (791). Maximum variations (?Vt1)MAX of ESD triggering voltage Vt1 as a function of base-collector spacing dimensions D due, for example, to different azimuthal orientations of transistors (21, 21?, 70, 700) on a semiconductor die or wafer is much reduced. Triggering voltage consistency and manufacturing yield are improved.Type: GrantFiled: January 30, 2014Date of Patent: April 28, 2015Assignee: Freescale Semiconductor Inc.Inventors: Amaury Gendron, Chai Ean Gill, Changsoo Hong
-
Patent number: 8982516Abstract: An area-efficient, high voltage, single polarity ESD protection device (300) is provided which includes an p-type substrate (303); a first p-well (308-1) formed in the substrate and sized to contain n+ and p+ contact regions (310, 312) that are connected to a cathode terminal; a second, separate p-well (308-2) formed in the substrate and sized to contain only a p+ contact region (311) that is connected to an anode terminal; and an electrically floating n-type isolation structure (304, 306, 307-2) formed in the substrate to surround and separate the first and second semiconductor regions. When a positive voltage exceeding a triggering voltage level is applied to the cathode and anode terminals, the ESD protection device triggers an inherent thyristor into a snap-back mode to provide a low impedance path through the structure for discharging the ESD current.Type: GrantFiled: January 25, 2013Date of Patent: March 17, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Amaury Gendron, Chai Ean Gill, Vadim A. Kushner, Rouying Zhan
-
Patent number: 8928084Abstract: An ESD protection device, which is arranged to be active at a triggering voltage (Vt1) for providing ESD protection, comprises a first region of the first conductivity type formed in a semiconductor layer of the first conductivity type, the first region extending from a surface of the semiconductor layer and being coupled to a first current electrode (C) of the semiconductor device, a well region of a second conductivity type formed in the semiconductor layer extending from the surface of the semiconductor layer, and a second region of the second conductivity type formed in the well region, the second region being coupled to a second current electrode (B). The ESD protection device further comprises a floating region of the second conductivity type formed in the semiconductor layer between the first current electrode (C) and the well region and extending from the surface of the semiconductor layer a predetermined depth.Type: GrantFiled: May 4, 2007Date of Patent: January 6, 2015Assignees: Freescale Semiconductor, Inc., Le Centre National de la Recherché Scientifique (CNRS)Inventors: Philippe Renaud, Patrice Besse, Amaury Gendron, Nicolas Nolhier
-
Patent number: 8921942Abstract: Methods are provided for producing stacked electrostatic discharge (ESD) clamps. In one embodiment, the method includes providing a semiconductor substrate in which first and second serially-coupled transistors are formed. The first transistor includes a first well region having a first lateral edge partially forming the first transistor's base. The second transistor including a second well region having a second lateral edge partially forming the second transistor's base. Third and fourth well regions are formed in the first and second transistors, respectively, and extend a different distance into the substrate than do the well regions of the first and second transistors. The third well region has a third lateral edge separated from the first lateral edge by a first spacing dimension D1. The fourth well region has a fourth lateral edge separated from the second lateral edge by a second spacing dimension D2, which is different than D1.Type: GrantFiled: July 30, 2012Date of Patent: December 30, 2014Assignee: Freescale Semiconductor Inc.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Publication number: 20140235026Abstract: Methods for forming an electrostatic discharge protection (ESD) clamps are provided. In one embodiment, the method includes forming at least one transistor having a first well region of a first conductivity type extending into a substrate. At least one transistor is formed having another well region of a second opposite conductivity type, which extends into the substrate to partially form a collector. The lateral edges of the transistor well regions are separated by a distance D, which at least partially determines a threshold voltage Vt1 of the ESD clamp. A base contact of the first conductivity type is formed in the first well region and separated from an emitter of the second conductivity type by a lateral distance Lbe. The first doping density and the lateral distance Lbe are selected to provide a parasitic base-emitter resistance Rbe in the range of 1<Rbe<800 Ohms.Type: ApplicationFiled: January 30, 2014Publication date: August 21, 2014Inventors: ROUYING ZHAN, AMAURY GENDRON, CHAI EAN GILL
-
Publication number: 20140211346Abstract: An area-efficient, high voltage, single polarity ESD protection device (300) is provided which includes an p-type substrate (303); a first p-well (308-1) formed in the substrate and sized to contain n+ and p+ contact regions (310, 312) that are connected to a cathode terminal; a second, separate p-well (308-2) formed in the substrate and sized to contain only a p+ contact region (311) that is connected to an anode terminal; and an electrically floating n-type isolation structure (304, 306, 307-2) formed in the substrate to surround and separate the first and second semiconductor regions. When a positive voltage exceeding a triggering voltage level is applied to the cathode and anode terminals, the ESD protection device triggers an inherent thyristor into a snap-back mode to provide a low impedance path through the structure for discharging the ESD current.Type: ApplicationFiled: January 25, 2013Publication date: July 31, 2014Inventors: Amaury Gendron, Chai Ean Gill, Vadim A. Kushner, Rouying Zhan
-
Publication number: 20140147983Abstract: An electrostatic discharge (ESD) protection clamp (21, 21?, 70, 700) for protecting associated devices or circuits (24), comprises a bipolar transistors (21, 21?, 70, 700) in which doping of facing base (75) and collector (86) regions is arranged so that avalanche breakdown occurs preferentially within a portion (84, 85) of the base region (74, 75) of the device (70, 700) away from the overlying dielectric-semiconductor interface (791). Maximum variations (?Vt1)MAX of ESD triggering voltage Vt1 as a function of base-collector spacing dimensions D due, for example, to different azimuthal orientations of transistors (21, 21?, 70, 700) on a semiconductor die or wafer is much reduced. Triggering voltage consistency and manufacturing yield are improved.Type: ApplicationFiled: January 30, 2014Publication date: May 29, 2014Inventors: AMAURY GENDRON, CHAI EAN GILL, CHANGSOO HONG
-
Patent number: 8647955Abstract: Methods for forming an electrostatic discharge protection (ESD) clamps are provided. In one embodiment, the method includes forming at least one transistor having a first well region of a first conductivity type extending into a substrate. At least one transistor is formed having another well region of a second opposite conductivity type, which extends into the substrate to partially form a collector. The lateral edges of the transistor well regions are separated by a distance D, which at least partially determines a threshold voltage Vt1 of the ESD clamp. A base contact of the first conductivity type is formed in the first well region and separated from an emitter of the second conductivity type by a lateral distance Lbe. The first doping density and the lateral distance Lbe are selected to provide a parasitic base-emitter resistance Rbe in the range of 1<Rbe<800 Ohms.Type: GrantFiled: February 19, 2013Date of Patent: February 11, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Patent number: 8648419Abstract: An electrostatic discharge (ESD) protection clamp (21, 21?, 70, 700) for protecting associated devices or circuits (24), comprises a bipolar transistors (21, 21?, 70, 700) in which doping of facing base (75) and collector (86) regions is arranged so that avalanche breakdown occurs preferentially within a portion (84, 85) of the base region (74, 75) of the device (70, 700) away from the overlying dielectric-semiconductor interface (791). Maximum variations (?Vt1)MAX of ESD triggering voltage Vt1 as a function of base-collector spacing dimensions D due, for example, to different azimuthal orientations of transistors (21, 21?, 70, 700) on a semiconductor die or wafer is much reduced. Triggering voltage consistency and manufacturing yield are improved.Type: GrantFiled: January 20, 2010Date of Patent: February 11, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Amaury Gendron, Chai Ean Gill, Changsoo Hong
-
Publication number: 20130157433Abstract: Methods for forming an electrostatic discharge protection (ESD) clamps are provided. In one embodiment, the method includes forming at least one transistor having a first well region of a first conductivity type extending into a substrate. At least one transistor is formed having another well region of a second opposite conductivity type, which extends into the substrate to partially form a collector. The lateral edges of the transistor well regions are separated by a distance D, which at least partially determines a threshold voltage Vt1 of the ESD clamp. A base contact of the first conductivity type is formed in the first well region and separated from an emitter of the second conductivity type by a lateral distance Lbe.Type: ApplicationFiled: February 19, 2013Publication date: June 20, 2013Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Patent number: 8455306Abstract: Embodiments include methods for forming an electrostatic discharge (ESD) protection device coupled across input-output (I/O) and common terminals of a core circuit, where the ESD protection device includes first and second merged bipolar transistors. A base of the first transistor serves as collector of the second transistor and the base of the second transistor serves as collector of the first transistor, the bases having, respectively, first and second widths. A first resistance is coupled between an emitter and base of the first transistor and a second resistance is coupled between an emitter and base of the second transistor. ESD trigger voltage Vt1 and holding voltage Vh can be independently optimized by choosing appropriate base widths and resistances. By increasing Vh to approximately equal Vt1, the ESD protection is more robust, especially for applications with narrow design windows, for example, with operating voltage close to the degradation voltage.Type: GrantFiled: May 25, 2012Date of Patent: June 4, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Amaury Gendron, Chai Ean Gill, Rouying Zhan
-
Patent number: 8390092Abstract: An area-efficient, high voltage, single polarity ESD protection device (300) is provided which includes an p-type substrate (303); a first p-well (308-1) formed in the substrate and sized to contain n+ and p+ contact regions (310, 312) that are connected to a cathode terminal; a second, separate p-well (308-2) formed in the substrate and sized to contain only a p+ contact region (311) that is connected to an anode terminal; and an electrically floating n-type isolation structure (304, 306, 307-2) formed in the substrate to surround and separate the first and second semiconductor regions. When a positive voltage exceeding a triggering voltage level is applied to the cathode and anode terminals, the ESD protection device triggers an inherent thyristor into a snap-back mode to provide a low impedance path through the structure for discharging the ESD current.Type: GrantFiled: November 12, 2010Date of Patent: March 5, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Amaury Gendron, Chai Ean Gill, Vadim A. Kushner, Rouying Zhan
-
Patent number: 8390071Abstract: A stackable electrostatic discharge (ESD) protection clamp (21) for protecting a circuit core (24) comprises, a bipolar transistor (56, 58) having a base region (74, 51, 52, 85) with a base contact (77) therein and an emitter (78) spaced a lateral distance Lbe from the base contact (77), and a collector (80, 86, 762) proximate the base region (74, 51, 52, 85). The base region (74, 51, 52, 85) comprises a first portion (51) including the base contact (77) and emitter (78), and a second portion (52) with a lateral boundary (752) separated from the collector (86, 762) by a breakdown region (84) whose width D controls the clamp trigger voltage, the second portion (52) lying between the first portion (51) and the boundary (752). The damage-onset threshold current It2 of the ESD clamp (21) is improved by increasing the parasitic resistance Rbe of the emitter-base region (74, 51, 52, 85), by for example, increasing Lbe or decreasing the relative doping density of the first portion (51) or a combination thereof.Type: GrantFiled: November 30, 2010Date of Patent: March 5, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Publication number: 20120295414Abstract: Methods are provided for producing stacked electrostatic discharge (ESD) clamps. In one embodiment, the method includes providing a semiconductor substrate in which first and second serially-coupled transistors are formed. The first transistor includes a first well region having a first lateral edge partially forming the first transistor's base. The second transistor including a second well region having a second lateral edge partially forming the second transistor's base. Third and fourth well regions are formed in the first and second transistors, respectively, and extend a different distance into the substrate than do the well regions of the first and second transistors. The third well region has a third lateral edge separated from the first lateral edge by a first spacing dimension D1. The fourth well region has a fourth lateral edge separated from the second lateral edge by a second spacing dimension D2, which is different than D1.Type: ApplicationFiled: July 30, 2012Publication date: November 22, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Publication number: 20120231587Abstract: Embodiments include methods for forming an electrostatic discharge (ESD) protection device coupled across input-output (I/O) and common terminals of a core circuit, where the ESD protection device includes first and second merged bipolar transistors. A base of the first transistor serves as collector of the second transistor and the base of the second transistor serves as collector of the first transistor, the bases having, respectively, first and second widths. A first resistance is coupled between an emitter and base of the first transistor and a second resistance is coupled between an emitter and base of the second transistor. ESD trigger voltage Vt1 and holding voltage Vh can be independently optimized by choosing appropriate base widths and resistances. By increasing Vh to approximately equal Vt1, the ESD protection is more robust, especially for applications with narrow design windows, for example, with operating voltage close to the degradation voltage.Type: ApplicationFiled: May 25, 2012Publication date: September 13, 2012Applicant: FREESCALE SEMICONDUCOTR, INC.Inventors: AMAURY GENDRON, Chai Ean Gill, Rouying Zhan
-
Patent number: 8242566Abstract: A stacked electrostatic discharge (ESD) protection clamp (99, 100-104) for protecting associated devices or circuits (24) comprises two or more series coupled (stacked) bipolar transistors (70, 700) whose individual trigger voltages Vt1 depend on their base-collector spacing D. A first (70-1, 700-1) of the transistors (70, 700) has a spacing DZ1 chosen within a D range Z1 whose slope (?Vt1/?D) has a first value (?Vt1/?D)Z1, and a second (70-2, 700-2) of the transistors (70, 700) has a spacing value D(Z2 or Z3) chosen within a D range Z2 or Z3 whose slope (?Vt1/?D) has a second value (?Vt1/?D)(Z2 or Z3) less than the first value (?Vt1/?D)Z1. The sensitivity of the ESD stack trigger voltage Vt1STACK to base-collector spacing variations ?D during manufacture is much reduced, for example, by as much as 50% for a 2-stack and more for 3-stacks and beyond. A wide range of Vt1STACK values can be obtained that are less sensitive to unavoidable manufacturing spacing variations ?D.Type: GrantFiled: January 19, 2010Date of Patent: August 14, 2012Assignee: Freescale Semiconductors, Inc.Inventors: Rouying Zhan, Amaury Gendron, Chai Ean Gill
-
Patent number: 8193560Abstract: An electrostatic discharge (ESD) protection device coupled across input-output (I/O) and common terminals of a core circuit, comprises, first and second merged bipolar transistors. A base of the first transistor serves as collector of the second transistor and the base of the second transistor serves as collector of the first transistor, the bases having, respectively, first width and second width. A first resistance is coupled between an emitter and base of the first transistor and a second resistance is coupled between an emitter and base of the second transistor. ESD trigger voltage Vtl and holding voltage Vh can be independently optimized by choosing appropriate base widths and resistances. By increasing Vh to approximately equal Vtl, the ESD protection is more robust, especially for applications with narrow design windows, for example, with operating voltage close to the degradation voltage.Type: GrantFiled: June 18, 2009Date of Patent: June 5, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Amaury Gendron, Chai Ean Gill, Rouying Zhan