Patents by Inventor Andre Szczepanek
Andre Szczepanek has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11265011Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: GrantFiled: March 24, 2020Date of Patent: March 1, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Andre Szczepanek, Arash Farhoodfar, Sudeep Bhoja, Sean Batty, Shaun Lytollis
-
Publication number: 20200228139Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: ApplicationFiled: March 24, 2020Publication date: July 16, 2020Inventors: Andre SZCZEPANEK, Arash FARHOODFAR, Sudeep BHOJA, Sean BATTY, Shaun LYTOLLIS
-
Patent number: 10637501Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: GrantFiled: January 30, 2019Date of Patent: April 28, 2020Assignee: INPHI CORPORATIONInventors: Andre Szczepanek, Arash Farhoodfar, Sudeep Bhoja, Sean Batty, Shaun Lytollis
-
Publication number: 20190165806Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: ApplicationFiled: January 30, 2019Publication date: May 30, 2019Inventors: Andre SZCZEPANEK, Arash FARHOODFAR, Sudeep BHOJA, Sean BATTY, Shaun LYTOLLIS
-
Patent number: 10236907Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: GrantFiled: May 16, 2018Date of Patent: March 19, 2019Assignee: INPHI CORPORATIONInventors: Andre Szczepanek, Arash Farhoodfar, Sudeep Bhoja, Sean Batty, Shaun Lytollis
-
Publication number: 20180262209Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: ApplicationFiled: May 16, 2018Publication date: September 13, 2018Inventors: Andre SZCZEPANEK, Arash FARHOODFAR, Sudeep BHOJA, Sean BATTY, Shaun LYTOLLIS
-
Patent number: 9998146Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: GrantFiled: October 28, 2016Date of Patent: June 12, 2018Assignee: INPHI CORPORATIONInventors: Andre Szczepanek, Arash Farhoodfar, Sudeep Bhoja, Sean Batty, Shaun Lytollis
-
Publication number: 20180123613Abstract: Embodiments relate to the emulation of the effect of Forward Error Correction (FEC) codes, e.g., GF10 Reed Solomon (RS) FEC codes, on the bit error ratio (BER) of received Pseudo-Random Binary Sequences (PRBS) patterns. In particular, embodiments group errors into RS-FEC symbols and codewords in order to determine if the errors are correctable. By emulating the error correction capabilities of FEC codes in order to determine which errors are correctable by the code, embodiments afford a more accurate representation of the post-FEC BER of RS FEC codes from links carrying PRBS patterns. This FEC code emulation provides error correction statistics, for stand-alone use or for error correction in connection with Bit Error Rate Testers (BERTs).Type: ApplicationFiled: October 28, 2016Publication date: May 3, 2018Inventors: Andre SZCZEPANEK, Arash FARHOODFAR, Sudeep BHOJA, Sean BATTY, Shaun LYTOLLIS
-
Patent number: 8040973Abstract: The present invention relates to pre-distortion in transmitter circuits and provides a circuit for introducing pre-distortion into the output of a transmitter, wherein said pre-distortion comprises a pre-cursor, a cursor and a post-cursor, the circuit comprising: a first driver arranged to switch an output drive between said pre-cursor and said cursor; a second driver arranged to switch an output drive between said post-cursor and said cursor; a third driver arranged to switch an output drive between a positive cursor drive and a negative cursor drive. The arrangement provided give flexibility when setting the pre-cursor, cursor and post-cursor levels.Type: GrantFiled: February 8, 2008Date of Patent: October 18, 2011Assignee: Texas Instruments IncorporatedInventors: Michael S. Harwood, Andre Szczepanek, Derek Colman
-
Publication number: 20100172355Abstract: High speed networking systems such as PCI-Express and Serial Rapid I/O are based on the exchange of packets across switched networks of high speed serial links. Information in the headers of these packets indicate the kind of transaction they represent. Queuing all received packets in a single queue will cause interactions between transaction types. Indirection can be used create the effect of multiple independent queues from a shared memory. This provides efficient centralized packet storage, while allowing independent processing of different transactions types.Type: ApplicationFiled: March 18, 2010Publication date: July 8, 2010Applicant: Texas Instruments IncorporatedInventors: Andre Szczepanek, Martin Yu Li, Steven P. Marshall, Travis M. Scheckel
-
Patent number: 7710969Abstract: High speed networking systems such as PCI-Express and Serial Rapid I/O are based on the exchange of packets across switched networks of high speed serial links. Information in the headers of these packets indicate the kind of transaction they represent. Queuing all received packets in a single queue will cause interactions between transaction types. Indirection can be used create the effect of multiple independent queues from a shared memory. This provides efficient centralized packet storage, while allowing independent processing of different transactions types.Type: GrantFiled: May 15, 2006Date of Patent: May 4, 2010Assignee: Texas Instruments IncorporatedInventors: Andre Szczepanek, Martin Yu Li, Steven P. Marshall, Travis M. Scheckel
-
Publication number: 20080192860Abstract: The present invention relates to pre-distortion in transmitter circuits and provides a circuit for introducing pre-distortion into the output of a transmitter, wherein said pre-distortion comprises a pre-cursor, a cursor and a post-cursor, the circuit comprising: a first driver arranged to switch an output drive between said pre-cursor and said cursor; a second driver arranged to switch an output drive between said post-cursor and said cursor; a third driver arranged to switch an output drive between a positive cursor drive and a negative cursor drive. The arrangement provided give flexibility when setting the pre-cursor, cursor and post-cursor levels.Type: ApplicationFiled: February 8, 2008Publication date: August 14, 2008Inventors: Michael S. Harwood, Andre Szczepanek, Derek Colman
-
Publication number: 20060268714Abstract: The management of flows can be simplified by only keeping unique flow information for locally important flows, and aggregating all other flows together. A flow control table of 16 entries, 15 unique and 1 aggregate is usually sufficient, particularly in systems where the traffic flows are relatively static. This greatly reduces the required logic for Xoff/Xon counters and timeout monitors Rather than every packet source checking each packet it sends, the flows needed by each unit are registered in the flow table and the table logic indicates to each unit whether it has any blocked flows.Type: ApplicationFiled: May 15, 2006Publication date: November 30, 2006Inventors: Andre Szczepanek, Martin Li, Steven Marshall, Travis Scheckel
-
Publication number: 20060256878Abstract: A packet transmission system based on a simple linear linked list of packet descriptors is difficult to implement with modern switch based system because transmission acknowledgments may occur out of order in relation to packet transmission. The problem lies in how packet completion is indicated to the CPU to enable for efficient packet processing. A scoreboard system is scalable to support multiple single-segment messages and multiple multi-segment messages for hundreds of packets. When a message/segment has been sent out, the context information for the packet is remembered and its key is indexed into a CAM. When segment/message response comes back, a simple hardware lookup is performed, and the associated context information is retrieved.Type: ApplicationFiled: May 15, 2006Publication date: November 16, 2006Inventors: Andre Szczepanek, Martin Li, Steven Marshall, Travis Scheckel
-
Publication number: 20060256879Abstract: High speed networking systems such as PCI-Express and Serial Rapid I/O are based on the exchange of packets across switched networks of high speed serial links. Information in the headers of these packets indicate the kind of transaction they represent. Queuing all received packets in a single queue will cause interactions between transaction types. Indirection can be used create the effect of multiple independent queues from a shared memory. This provides efficient centralized packet storage, while allowing independent processing of different transactions types.Type: ApplicationFiled: May 15, 2006Publication date: November 16, 2006Inventors: Andre Szczepanek, Martin Li, Steven Marshall, Travis Scheckel
-
Publication number: 20060256877Abstract: The Rapid I/O Messaging Logical Layer relies on the receiving device to map the incoming messages into specific memory locations. This uses software programmable mapping registers. The settings are compared to the header fields of the incoming Rapid I/O messages to determine if there is a match, in which case, the packet is mapped to a queue. Accessibility to a queue through the mapping register can be limited to discrete MAILBOX/LETTER combinations, or multiple combinations based on the masking bits. Long messages may be processed through a hardware lookup table implemented to break up transactions into Rapid I/O compliant packets.Type: ApplicationFiled: May 15, 2006Publication date: November 16, 2006Inventors: Andre Szczepanek, Martin Li, Steven Marshall, Travis Scheckel
-
Publication number: 20060256876Abstract: This invention enables many interrupt source bits spread among multiple interrupt registers. An interrupt status decode register reduces the number of read cycles required to decode the interrupt source. Each unique interrupt source has a predefined and fixed logical mapping to each bit of the decode register. The logical mapping is flexible per application. The decode register bit is set if the interrupt source is asserted and the interrupt source is mapped to that particular physical interrupt. Since each physical interrupt has an associated decode register, the ability to orthogonally arrange the sources and reduce the number of register reads is even greater.Type: ApplicationFiled: May 15, 2006Publication date: November 16, 2006Inventors: Andre Szczepanek, Martin Li, Steven Marshall, Travis Scheckel
-
Patent number: 7027447Abstract: A network switch system (10) is disclosed, in which a plurality of switch fabric devices (20) are interconnected according to a ring arrangement, each of the switch fabric devices (20) including therein switch interfaces (22) coupled to corresponding network switches (14, 16). Each switch fabric device includes a plurality of ring paths (24), each of which is associated with a receive ring interface (26R) and a transmit ring interface (26X). Each ring path (24) includes a circular buffer (44) having a plurality of entries, each of which is associated with valid logic (50). The valid logic (50) for each entry presents valid signals on valid lines (WV, RV) to the receive and transmit domains of the ring path (24), and receives signals on write and read word request lines (WRW, RDW) therefrom.Type: GrantFiled: January 5, 2001Date of Patent: April 11, 2006Assignee: Texas Instruments IncorporatedInventors: Iain Robertson, Andre Szczepanek, Denis R. Beaudoin
-
Patent number: 6810044Abstract: The present invention is a method and system for managing memory in a communication device which operates in a shared access media environment. In one aspect of the invention, each incoming broadcast frame of data has an associated reference mask to indicate through which of a number of channels the frame of data is to be transmitted.Type: GrantFiled: December 17, 1999Date of Patent: October 26, 2004Assignee: Texas Instruments IncorporatedInventor: Andre Szczepanek
-
Patent number: 6741611Abstract: The present invention is a method and system for managing memory in a communication device which operates in a shared access media environment. In one aspect of the invention, each incoming frame of data is packed and stored in blocks of no more than a predetermined block size, each block have an associated tag of control data and an associated pointer stored in a pointer memory for locating the block of data.Type: GrantFiled: December 17, 1999Date of Patent: May 25, 2004Assignee: Texas Instruments IncorporatedInventors: Andre Szczepanek, Iain Robertson