Patents by Inventor Anthony Fai
Anthony Fai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8806151Abstract: Multipage preparation commands for non-volatile memory systems are disclosed. The multipage preparation commands supply data that can be used to prepare a non-volatile memory device for forthcoming multipage program operations. A host controller can use the commands ahead of a multipage program operation to optimize usage of a multipage program command. The non-volatile memory device can use the commands to configure the non-volatile memory in preparation for a subsequent operation, such as changing a command order or using the most optimized command set for the subsequent operation.Type: GrantFiled: November 14, 2012Date of Patent: August 12, 2014Assignee: Apple Inc.Inventors: Vadim Khmelnitsky, Nir Jacob Wakrat, Tahoma Toelkes, Daniel Jeffrey Post, Anthony Fai
-
Patent number: 8780600Abstract: Systems and methods are provided for stacked semiconductor memory devices. The stacked semiconductor memory devices can include a nonvolatile memory controller, a number of nonvolatile memory dies arranged in a stacked configuration, and a package substrate. The memory controller and the memory dies can be coupled to each other with vias that extend through the package substrate. A vertical interconnect process may be used to electrically connect the nonvolatile memory dies to each other, as well as other system components. The memory controller may be flip-chip bonded to external circuitry, such as another semiconductor device or a printed circuit board.Type: GrantFiled: December 7, 2011Date of Patent: July 15, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas C. Seroff
-
Publication number: 20140164717Abstract: Systems and methods are provided for improved communications in a nonvolatile memory (“NVM”) system. The system can toggle between multiple communications channels to provide point-to-point communications between a host device and NVM dies included in the system. The host device can toggle between multiple communications channels that extend to one or more memory controllers of the system, and the memory controllers can toggle between multiple communications channels that extend to the NVM dies. Power islands may be incorporated into the system to electrically isolate system components associated with inactive communications channels.Type: ApplicationFiled: January 6, 2014Publication date: June 12, 2014Applicant: Apple Inc.Inventors: Nicholas C. Seroff, Anthony Fai, Nir Jacob Wakrat
-
Patent number: 8713404Abstract: In one implementation, a memory device includes non-volatile memory, a memory controller communicatively coupled to the non-volatile memory over a first bus, and a host interface through which the memory controller communicates with a host device over a second bus. The memory device can also include a signal conditioner of the host interface adapted to condition signals to adjust a signal level of signals received over the second bus based on signal level data received from the host device, wherein the signal level data relates to a voltage level of signals generated by the host device to encode data transmitted across the second bus.Type: GrantFiled: July 1, 2011Date of Patent: April 29, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas Seroff, Nir Jacob Wakrat
-
Publication number: 20140115428Abstract: System and methods for proactively refreshing portions of a nonvolatile memory including a memory system that proactively refreshes a portion of nonvolatile memory based on data associated with the portion. The data may include the time elapsed since the portion was last refreshed, the number of times the portion has been cycled, and the average operating temperature of the nonvolatile memory. A portion of nonvolatile memory, when meeting certain criteria determined from the data, may be proactively refreshed during a downtime when the nonvolatile memory is not otherwise being accessed.Type: ApplicationFiled: December 31, 2013Publication date: April 24, 2014Applicant: Apple Inc.Inventor: Anthony Fai
-
Patent number: 8706955Abstract: In one implementation, a method includes receiving, at a memory device, an instruction to boot the memory device, wherein the memory device includes non-volatile memory accessible by a controller of the memory device; and, in response to receiving the instruction to boot the memory device, obtaining, by the memory device, firmware from a host device, wherein the host device is separate from and communicatively coupled to the memory device. The method can also include booting the memory device using the firmware from the host device, wherein the memory device boots separately from the host device, and the host device performs operations using data or instructions stored in the non-volatile memory and obtained through communication with the memory controller of the memory device.Type: GrantFiled: July 1, 2011Date of Patent: April 22, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nir Jacob Wakrat, Nicholas Seroff
-
Publication number: 20140101371Abstract: Systems and methods for nonvolatile memory (“NVM”) performance throttling are disclosed. Performance of an NVM system may be throttled to achieve particular data retention requirements. In particular, because higher storage temperatures tend to reduce the amount of time that data may be reliably stored in an NVM system, performance of the NVM system may be throttled to reduce system temperatures and increase data retention time.Type: ApplicationFiled: October 10, 2012Publication date: April 10, 2014Applicant: APPLE INC.Inventors: Kevin M. Nguyen, David J. Yeh, Cheng P. Tan, Anthony Fai
-
Patent number: 8681546Abstract: This document generally describes systems, devices, methods, and techniques for variably controlling impedance for a memory device where multiple NVM units (e.g., NVM dies) are accessible over a shared bus. Impedance can be varied using switches that are configured to switch between a NVM unit and an impedance terminal. Switches can be adjusted during operation of a memory device so that a memory controller is connected over a shared bus to a selected single NVM unit and one or more impedance terminals. Impedance terminals can be configured to provide a relatively small load (a smaller load than an NVM unit) that is impedance matched (alone or in combination with other impedance terminals and/or a NVM unit) with a source impedance on a shared bus that is provided by a memory controller.Type: GrantFiled: February 22, 2011Date of Patent: March 25, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas Seroff
-
Publication number: 20140068144Abstract: A nonvolatile memory (“NVM”) buffer can be incorporated into an NVM system between a volatile memory buffer and an NVM to decrease the size of the volatile memory buffer and organize data for programming to the NVM. Heterogeneous data paths may be used for write and read operations such that the nonvolatile memory buffer is used only in certain situations.Type: ApplicationFiled: August 30, 2012Publication date: March 6, 2014Applicant: Apple Inc.Inventor: Anthony Fai
-
Patent number: 8645770Abstract: System and methods for proactively refreshing portions of a nonvolatile memory including a memory system that proactively refreshes a portion of nonvolatile memory based on data associated with the portion. The data may include the time elapsed since the portion was last refreshed, the number of times the portion has been cycled, and the average operating temperature of the nonvolatile memory. A portion of nonvolatile memory, when meeting certain criteria determined from the data, may be proactively refreshed during a downtime when the nonvolatile memory is not otherwise being accessed.Type: GrantFiled: January 18, 2012Date of Patent: February 4, 2014Assignee: Apple Inc.Inventor: Anthony Fai
-
Patent number: 8626994Abstract: Systems and methods are provided for improved communications in a nonvolatile memory (“NVM”) system. The system can toggle between multiple communications channels to provide point-to-point communications between a host device and NVM dies included in the system. The host device can toggle between multiple communications channels that extend to one or more memory controllers of the system, and the memory controllers can toggle between multiple communications channels that extend to the NVM dies. Power islands may be incorporated into the system to electrically isolate system components associated with inactive communications channels.Type: GrantFiled: November 30, 2011Date of Patent: January 7, 2014Assignee: Apple Inc.Inventors: Nicholas C. Seroff, Anthony Fai, Nir Jacob Wakrat
-
Patent number: 8612791Abstract: In a non-volatile memory system, physically separate power rails are provided from a host system to a NVM device for independently power cycling a controller and memory array in the NVM device. The controller of the NVM device can send a power cycle request signal to the host system over a host channel, or updates a status register in the NVM device. The host system receives and decodes the power cycle request signal, or reads the status register, and performs the power cycle request, which can include power cycling the controller or the memory array in the NVM device, or both. The power cycle request can be based on a power state of the non-volatile memory system, which can be managed by the controller or the host system, or both.Type: GrantFiled: June 14, 2013Date of Patent: December 17, 2013Assignee: Apple Inc.Inventors: Nir Jacob Wakrat, Anthony Fai, Matthew Byom
-
Publication number: 20130297852Abstract: Systems and methods for providing early hinting to nonvolatile memory charge pumps are disclosed. Charge pumps associated with one or more nonvolatile memory dies can be proactively activated based on a determination that a command queue of access requests contains at least a threshold number of consecutive access requests of the same type. Based on analysis of the command queue, the memory controller can transmit an early hint command to a nonvolatile memory die to proactively activate its charge pump to provide a voltage suitable for executing the consecutive access requests of the same type.Type: ApplicationFiled: May 2, 2012Publication date: November 7, 2013Applicant: APPLE INC.Inventors: Anthony Fai, Nicholas C. Seroff
-
Publication number: 20130290606Abstract: Systems and methods are disclosed for power management of a system having non-volatile memory (“NVM”). One or more controllers of the system can optimally turn modules on or off and/or intelligently adjust the operating speeds of modules and interfaces of the system based on the type of incoming commands and the current conditions of the system. This can result in optimal system performance and reduced system power consumption.Type: ApplicationFiled: April 30, 2012Publication date: October 31, 2013Applicant: Apple Inc.Inventors: Victor E. Alessi, Nicholas C. Seroff, Arjun Kapoor, Nir Jacob Wakrat, Anthony Fai
-
Publication number: 20130283081Abstract: In a non-volatile memory system, physically separate power rails are provided from a host system to a NVM device for independently power cycling a controller and memory array in the NVM device. The controller of the NVM device can send a power cycle request signal to the host system over a host channel, or updates a status register in the NVM device. The host system receives and decodes the power cycle request signal, or reads the status register, and performs the power cycle request, which can include power cycling the controller or the memory array in the NVM device, or both. The power cycle request can be based on a power state of the non-volatile memory system, which can be managed by the controller or the host system, or both.Type: ApplicationFiled: June 14, 2013Publication date: October 24, 2013Inventors: Nir Jacob Wakrat, Anthony Fai, Matthew Byom
-
Patent number: 8519737Abstract: In one implementation, a memory device includes non-volatile memory and a memory controller communicatively coupled to the non-volatile memory over a first bus. The memory device can also include a host device interface through which the memory controller communicates with a host device over a second bus, wherein the host device interface includes an impedance calibration circuit that is adapted to calibrate a signal transmitted over the second bus by host device interface so that a source impedance associated with the signal matches, within a threshold value, a load impedance associated with the host device over the second bus.Type: GrantFiled: July 1, 2011Date of Patent: August 27, 2013Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas Seroff, Nir Jacob Wakrat
-
Publication number: 20130185606Abstract: System and methods for proactively refreshing portions of a nonvolatile memory are disclosed. A memory system may proactively refresh a portion of nonvolatile memory based on data associated with the portion. The data may include the time elapsed since the portion was last refreshed, the number of times the portion has been cycled, and the average operating temperature of the nonvolatile memory. A portion of nonvolatile memory meeting certain criteria determined from that data may be proactively refreshed during a downtime when the nonvolatile memory is not otherwise being accessed.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: APPLE INC.Inventor: Anthony Fai
-
Patent number: 8489907Abstract: In a non-volatile memory system, physically separate power rails are provided from a host system to a NVM device for independently power cycling a controller and memory array in the NVM device. The controller of the NVM device can send a power cycle request signal to the host system over a host channel, or updates a status register in the NVM device. The host system receives and decodes the power cycle request signal, or reads the status register, and performs the power cycle request, which can include power cycling the controller or the memory array in the NVM device, or both. The power cycle request can be based on a power state of the non-volatile memory system, which can be managed by the controller or the host system, or both.Type: GrantFiled: September 16, 2009Date of Patent: July 16, 2013Assignee: Apple Inc.Inventors: Nir Jacob Wakrat, Anthony Fai, Matthew Byom
-
Patent number: 8472274Abstract: In one implementation, a method for performing memory operations includes receiving, at a memory device, a request to read data from one or more non-volatile memory cells; and retrieving stored temperature information associated with the non-volatile memory cells, wherein the temperature information is associated with a temperature at approximately at a time when the data was written to the non-volatile memory cells. The method can further include reading, by the memory device, the data from the non-volatile memory cells. The method can also include processing the read data based on, at least, the retrieved temperature information; and providing the processed data.Type: GrantFiled: March 2, 2011Date of Patent: June 25, 2013Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas Seroff, Nir Jacob Wakrat
-
Publication number: 20130148401Abstract: Systems and methods are provided for stacked semiconductor memory devices. The stacked semiconductor memory devices can include a nonvolatile memory controller, a number of nonvolatile memory dies arranged in a stacked configuration, and a package substrate. The memory controller and the memory dies can be coupled to each other with vias that extend through the package substrate. A vertical interconnect process may be used to electrically connect the nonvolatile memory dies to each other, as well as other system components. The memory controller may be flip-chip bonded to external circuitry, such as another semiconductor device or a printed circuit board.Type: ApplicationFiled: December 7, 2011Publication date: June 13, 2013Applicant: APPLE INC.Inventors: Anthony Fai, Nicholas C. Seroff