Patents by Inventor Bo-Young Seo
Bo-Young Seo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140269064Abstract: A source line floating circuit includes a plurality of floating units. The floating units directly receive decoded row address signals or voltages of word lines as floating control signals, respectively. The decoded row address signals are activated selectively in response to a row address signal. The floating units control electrical connections between source lines and a source voltage in response to the floating control signals in a read operation. Related devices and methods are also described.Type: ApplicationFiled: March 13, 2014Publication date: September 18, 2014Inventors: Chang-Min Jeon, Bo-Young Seo, Tea-Kwang Yu
-
Publication number: 20140217490Abstract: In a nonvolatile memory device and a method for fabricating the same, a device comprises a substrate, a trench in the substrate and a first gate pattern comprising a first bottom gate electrode having a first portion in the trench and having a second portion on the first portion and protruding in an upward direction relative to an upper surface of the substrate. A second gate pattern comprising a second gate electrode is on the substrate at a side of the first gate pattern and insulated from the first gate pattern. An impurity region is present in the substrate at a side of the first gate pattern opposite the second gate pattern, and overlapping part of the trench.Type: ApplicationFiled: March 14, 2013Publication date: August 7, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Bo-Young Seo, Weon-Ho Park, Chang-Min Jeon, Yong-Sang Cho
-
Publication number: 20130308382Abstract: A non-volatile memory device includes a first sector including a first sector selection transistor and a first plurality of pages connected to the first sector selection transistor, and a second sector including a second sector selection transistor and a second plurality of pages connected to the second sector selection transistor. Each of the first and second plurality of pages includes a memory transistor and a selection transistor, and a number of pages in the first plurality of pages is greater than a number of pages in the second plurality of pages.Type: ApplicationFiled: July 31, 2013Publication date: November 21, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Kyu LEE, Tea-Kwang YU, Bo-Young SEO
-
Publication number: 20130242659Abstract: A split-gate type nonvolatile memory device includes a semiconductor substrate having a first conductivity type, a deep well having a second conductivity type in the semiconductor substrate, a pocket well having the first conductivity type in the deep well, a source line region having the second conductivity type in the pocket well, an erase gate on the source line region, and a first floating gate and a first control gate stacked sequentially on the pocket well on a side of the erase gate. The pocket well is electrically isolated from the substrate by the deep well, so that a negative voltage applied to the pocket well may not adversely affect operation of other devices formed on the substrate.Type: ApplicationFiled: January 17, 2013Publication date: September 19, 2013Applicant: Samsung Electronics Co., Ltd.Inventors: Tea-Kwang Yu, Kwang-Tae Kim, Yong-Tae Kim, Bo-Young Seo, Yong-Kyu Lee, Hee-Seog Jeon
-
Patent number: 8526231Abstract: A non-volatile memory device includes a first sector including a first sector selection transistor and a first plurality of pages connected to the first sector selection transistor, and a second sector including a second sector selection transistor and a second plurality of pages connected to the second sector selection transistor. Each of the first and second plurality of pages includes a memory transistor and a selection transistor, and a number of pages in the first plurality of pages is greater than a number of pages in the second plurality of pages.Type: GrantFiled: July 7, 2011Date of Patent: September 3, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Kyu Lee, Tea-Kwang Yu, Bo-Young Seo
-
Patent number: 8476130Abstract: A method of fabricating a semiconductor device includes providing a substrate having a memory block and a logic block defined therein, forming a dummy gate pattern on the memory block; forming a first region of a first conductivity type at one side of the dummy gate pattern and a second region of a second conductivity type at the other side of the dummy gate pattern, and forming a nonvolatile memory device electrically connected to the first region.Type: GrantFiled: July 12, 2011Date of Patent: July 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Tea-Kwang Yu, Byung-Sup Shim, Yong-Kyu Lee, Bo-Young Seo, Yong-Tae Kim
-
Publication number: 20120087189Abstract: A non-volatile memory device includes a first sector including a first sector selection transistor and a first plurality of pages connected to the first sector selection transistor, and a second sector including a second sector selection transistor and a second plurality of pages connected to the second sector selection transistor. Each of the first and second plurality of pages includes a memory transistor and a selection transistor, and a number of pages in the first plurality of pages is greater than a number of pages in the second plurality of pages.Type: ApplicationFiled: July 7, 2011Publication date: April 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Kyu Lee, Tea-Kwang Yu, Bo-Young Seo
-
Publication number: 20120070949Abstract: A method of fabricating a semiconductor device includes providing a substrate having a memory block and a logic block defined therein, forming a dummy gate pattern on the memory block; forming a first region of a first conductivity type at one side of the dummy gate pattern and a second region of a second conductivity type at the other side of the dummy gate pattern, and forming a nonvolatile memory device electrically connected to the first region.Type: ApplicationFiled: July 12, 2011Publication date: March 22, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tea-Kwang Yu, Byung-Sup Shim, Yong-Kyu Lee, Bo-Young Seo, Yong-Tae Kim
-
Patent number: 8111553Abstract: A non-volatile semiconductor memory device capable of reducing program disturb and a method of programming the same are provided. A bit line connected to a non-selected memory cell in the same block as a selected memory cell enters a floating state by inactivating a bit line selection switch, so that voltage levels of an first conductivity type channel and a source/drain terminal formed in a pocket second conductivity type well below a memory transistor have an intermediate level of a voltage level of a selection line and the pocket P type well. Therefore, program disturb caused by FN tunneling and junction hot electrons can be inhibited.Type: GrantFiled: April 16, 2010Date of Patent: February 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-Young Seo, Hee-Seog Jeon, Kwang-Tae Kim, Ji-Hoon Park, Myung-Jo Chun
-
Publication number: 20120018797Abstract: A nonvolatile memory device includes a device isolation film defining an active region in a semiconductor substrate, a pocket well region formed in an upper portion of the active region and having a first conductivity type, a gate electrode formed on the active region and extending to intersect the active region, a tunnel insulating film, a charge storage film, and a blocking insulating film sequentially disposed between the active region and the gate electrode, a source region and a drain region respectively formed in a first region and a second region of the active region exposed on both sides of the gate electrode, and each having a second conductivity type opposite to the first conductivity type, a pocket well junction region formed in the first region adjacent to the source region and contacting the pocket well region, and having the first conductivity type, and a metal silicide layer formed in the first region and contacting the source region and the pocket well junction region.Type: ApplicationFiled: June 24, 2011Publication date: January 26, 2012Inventors: Tea-Kwang YU, Yong-Tae KIM, Byung-Sup SHIM, Yong-Kyu LEE, Bo-Young SEO, Ji-Hoon PARK
-
Publication number: 20120007212Abstract: Provided is a semiconductor device. The semiconductor device includes a lower active region on a semiconductor substrate. A plurality of upper active regions protruding from a top surface of the lower active region and having a narrower width than the lower active region are provided. A lower isolation region surrounding a sidewall of the lower active region is provided. An upper isolation region formed on the lower isolation region, surrounding sidewalls of the upper active regions, and having a narrower width than the lower isolation region is provided. A first impurity region formed in the lower active region and extending into the upper active regions is provided. Second impurity regions formed in the upper active regions and constituting a diode together with the first impurity region are provided. A method of fabricating the same is provided as well.Type: ApplicationFiled: July 8, 2011Publication date: January 12, 2012Applicant: Samsung Electronics Co., LtdInventors: Bo-Young SEO, Byung-Suo Shim, Yong-Kyu Lee, Tea-Kwang Yu, Ji-Hoon Park
-
Publication number: 20100265765Abstract: A non-volatile semiconductor memory device capable of reducing program disturb and a method of programming the same are provided. A bit line connected to a non-selected memory cell in the same block as a selected memory cell enters a floating state by inactivating a bit line selection switch, so that voltage levels of an first conductivity type channel and a source/drain terminal formed in a pocket second conductivity type well below a memory transistor have an intermediate level of a voltage level of a selection line and the pocket P type well. Therefore, program disturb caused by FN tunneling and junction hot electrons can be inhibited.Type: ApplicationFiled: April 16, 2010Publication date: October 21, 2010Inventors: Bo-Young Seo, Hee-Seog Jeon, Kwang-Tae Kim, Ji-Hoon Park, Myung-Jo Chun
-
Patent number: 7696561Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: GrantFiled: October 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Patent number: 7697336Abstract: The present invention is directed to a non-volatile memory device and a method of operating the same. The non-volatile memory device includes a first transistor connected to an nth bitline and a second transistor connected to an (n+1)th bitline. The first transistor and the second transistor are serially coupled between the nth bitline and the (n+1)th bitline. The non-volatile memory device may include a 2-transistor 1-bit unit cell where a drain region and a source region of a memory cell have the same or similar structure. Since a cell array of a non-volatile memory device according to the invention may include a 2-transistor 2-bit unit cell, storage capacity of the non-volatile memory device may be doubled.Type: GrantFiled: September 21, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Sung-Gon Choi, Bo-Young Seo, Ji-Do Ryu
-
Patent number: 7602008Abstract: Non-volatile memory devices and methods for fabricating non-volatile memory devices are disclosed. More specifically, split gate memory devices are provided having frameworks that provide increased floating gate coupling ratios, thereby enabling enhanced programming and erasing efficiency and performance.Type: GrantFiled: December 14, 2007Date of Patent: October 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Taeg Kang, Hyok-Ki Kwon, Bo Young Seo, Seung Beom Yoon, Hee Seog Jeon, Yong-Suk Choi, Jeong-Uk Han
-
Patent number: 7553725Abstract: A nonvolatile memory cell includes a source region and a drain region which are disposed in a semiconductor substrate and spaced apart from each other, a source selection line and a drain selection line disposed over the semiconductor substrate between the source region and the drain region. The source selection line and the drain selection line are disposed adjacent to the source region and the drain region, respectively. The nonvolatile memory cell further includes a cell gate pattern disposed over the semiconductor substrate between the source selection line and the drain selection line, a first floating impurity region provided in the semiconductor substrate under a gap region between the source selection line and the cell gate pattern and a second floating impurity region provided in the semiconductor substrate under a gap region between the drain selection line and the cell gate pattern. Distances between the cell gate pattern and the selection lines are less than widths of the selection lines.Type: GrantFiled: July 18, 2006Date of Patent: June 30, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seog Jeon, Jeong-Uk Han, Chang-Hun Lee, Sung-Taeg Kang, Bo-Young Seo, Hyok-Ki Kwon
-
Patent number: 7521750Abstract: A nonvolatile semiconductor device includes a pair of multi-bit nonvolatile memory unit cells. Each unit cell includes a grid type semiconductor body in which a plurality of parallel semiconductor bodies extend in a first direction and a plurality of parallel semiconductor bodies extend in a second direction perpendicular to the first direction, a channel region formed in a partial region of the semiconductor body along circumferences of the semiconductor bodies that extend in the first direction, a charge storage region formed on the channel region, a plurality of control gates, which are formed on the charge storage region and wherein each of the plurality of control gates is adapted to receive separate control voltages. Each unit cell further includes source and drain regions aligned on both sides of the plurality of control gates and formed in the semiconductor bodies, wherein the pair of unit cells share the source region, and the source region is formed at a cross point of the grid.Type: GrantFiled: January 21, 2008Date of Patent: April 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-Young Seo, Hee-Seog Jeon, Sung-Taeg Kang
-
Patent number: 7515468Abstract: A nonvolatile memory device includes a memory cell unit including a pair of memory transistors and one select transistor. The select transistor is disposed between the pair of memory transistors formed in an active region in a semiconductor substrate. Two bit lines are provided, one bit line being connected to a corresponding one of the pair of memory transistors, and the other bit line being connected to a corresponding other of the pair of memory transistors.Type: GrantFiled: November 16, 2006Date of Patent: April 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Bo-Young Seo, Hee-Seog Jeon, Jeong-Uk Han, Sung-Taeg Kang
-
Patent number: 7512003Abstract: A non-volatile memory device includes a memory cell block, a first switching block, and a second switching block. A plurality of memory cells are arranged in the memory cell block and each of the memory cells includes a memory transistor having a floating gate and a control gate and is connected to a local bit line and includes a selection transistor connected to the memory transistor in series that is connected to a source line. The first switching block selectively connects a global bit line to the local bit line and the second switching block controls the memory cells in the memory cell block in units of a predetermined number of bits. The first switching block includes at least two switching devices connected in parallel between the global bit line and the local bit line.Type: GrantFiled: April 23, 2007Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Ji-Do Ryu, Bo-Young Seo, Chang-Min Jeon, Hee-Seog Jeon, Sung-Gon Choi, Jeong-Uk Han
-
Publication number: 20080253190Abstract: The present invention is directed to a non-volatile memory device and a method of operating the same. The non-volatile memory device includes a first transistor connected to an nth bitline and a second transistor connected to an (n+1)th bitline. The first transistor and the second transistor are serially coupled between the nth bitline and the (n+1)th bitline. The non-volatile memory device may include a 2-transistor 1-bit unit cell where a drain region and a source region of a memory cell have the same or similar structure. Since a cell array of a non-volatile memory device according to the invention may include a 2-transistor 2-bit unit cell, storage capacity of the non-volatile memory device may be doubled.Type: ApplicationFiled: September 21, 2007Publication date: October 16, 2008Applicant: Samsung Electronics Co., Ltd.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Sung-Gon Choi, Bo-Young Seo, Ji-Do Ryu