Patents by Inventor Bong-Soon Lim
Bong-Soon Lim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190139978Abstract: A three-dimensional (3D) nonvolatile memory includes a stacked structure that includes a plurality of conductive layers that alternate with and are spaced apart from each other by a plurality of interlayer insulating layers. The stacked structure includes a first cell region, a second cell region spaced apart from the first cell region, and a connection region between the first cell region and the second cell region. The connection region includes a first step portion that contacts the first cell region and has a stepped shape that descends in a direction approaching the second cell region, a second step portion that contacts the second cell region and has a stepped shape that descends in a direction approaching the first cell region, and a connection portion that connects the first cell region and the second cell region.Type: ApplicationFiled: June 21, 2018Publication date: May 9, 2019Inventors: CHAN-HO KIM, Bong-Soon Lim, Pan-Suk Kwak, Hong-Soo Jeon
-
Publication number: 20190088337Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: ApplicationFiled: November 15, 2018Publication date: March 21, 2019Inventors: JUNE-HONG PARK, KI-WHAN SONG, BONG-SOON LIM, SU-CHANG JEON, JIN-YOUNG KIM, CHANG-YEON YU, DONG-KYO SHIM, SEONG-JIN KIM
-
Patent number: 10170192Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: GrantFiled: September 28, 2017Date of Patent: January 1, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: June-Hong Park, Ki-Whan Song, Bong-Soon Lim, Su-Chang Jeon, Jin-Young Kim, Chang-Yeon Yu, Dong-Kyo Shim, Seong-Jin Kim
-
Patent number: 10153050Abstract: A memory device has a memory cell array with memory cells. A page buffer group generates page buffer signals according to a verify read result of the memory cells. A page buffer decoding unit generates a decoder output signal corresponding to the number of fail bits from the page buffer signals based on a first reference current. A slow bit counter outputs a count result corresponding to the number of fail bits from the decoder output signal based on a second reference current corresponding to M times the first reference current, where M is a positive integer. A pass/fail checking unit determines a program outcome with respect to the memory cells based on the count result and outputs a pass signal or a fail signal based on the determined program outcome.Type: GrantFiled: November 27, 2017Date of Patent: December 11, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hyun Kim, Bong-Soon Lim, Yoon-Hee Choi, Sang-Won Shim
-
Publication number: 20180268921Abstract: A nonvolatile memory device includes a memory cell array and a bad block remapping circuit. The memory cell array includes a first mat and a second mat that are paired with each other. The first mat includes a plurality of first memory blocks. The second mat includes a plurality of second memory blocks. A first selection memory block among the plurality of first memory blocks and a second selection memory block among the plurality of second memory blocks are accessed based on a first address. The bad block remapping circuit generates a first remapping address based on the first address when it is determined that the first selection memory block is defective. A first remapping memory block among the plurality of first memory blocks and the second selection memory block are accessed based on the first remapping address.Type: ApplicationFiled: November 28, 2017Publication date: September 20, 2018Inventors: Ho-Jun Lee, Bong-Soon Lim, Sang-Won Park
-
Publication number: 20180226128Abstract: A nonvolatile memory device including a memory cell array having a plurality of planes; a plurality of page buffers arranged corresponding to each of the plurality of planes; and a control logic circuit configured to transmit a bit line setup signal to each of the plurality of page buffers. Each of the plurality of page buffers includes a precharge circuit configured to precharge a sensing node and a bit line in response to the bit line setup signal, and a shutoff circuit configured to perform a bit line shutoff operation in response to a bit line shutoff signal. The control logic circuit is configured to control a transition time when a level of the bit line setup signal is changed according to a gradient of the bit line shutoff signal which is changed from a first level to a second level.Type: ApplicationFiled: September 28, 2017Publication date: August 9, 2018Inventors: JUNE-HONG PARK, KI-WHAN SONG, BONG-SOON LIM, SU-CHANG JEON, JIN-YOUNG KIM, CHANG-YEON YU, DONG-KYO SHIM, SEONG-JIN KIM
-
Patent number: 9941009Abstract: A memory device has a vertical structure in which a row decoder, a page buffer, and a peripheral circuit are disposed under a memory cell array. The row decoder and the page buffer may be asymmetrically disposed. The peripheral circuit is disposed in an area where the row decoder and the page buffer are not disposed. The row decoder and the page buffer may be symmetrically disposed with respect to an interface of planes. The peripheral circuit may be disposed in an area including a part of the interface of the planes.Type: GrantFiled: February 15, 2017Date of Patent: April 10, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bong-soon Lim, Sang-won Shim
-
Publication number: 20180075918Abstract: A memory device has a memory cell array with memory cells. A page buffer group generates page buffer signals according to a verify read result of the memory cells. A page buffer decoding unit generates a decoder output signal corresponding to the number of fail bits from the page buffer signals based on a first reference current. A slow bit counter outputs a count result corresponding to the number of fail bits from the decoder output signal based on a second reference current corresponding to M times the first reference current, where M is a positive integer. A pass/fail checking unit determines a program outcome with respect to the memory cells based on the count result and outputs a pass signal or a fail signal based on the determined program outcome.Type: ApplicationFiled: November 27, 2017Publication date: March 15, 2018Inventors: TAE-HYUN KIM, BONG-SOON LIM, YOON-HEE CHOI, SANG-WON SHIM
-
Patent number: 9859015Abstract: A memory device has a memory cell array with memory cells. A page buffer group generates page buffer signals according to a verify read result of the memory cells. A page buffer decoding unit generates a decoder output signal corresponding to the number of fail bits from the page buffer signals based on a first reference current. A slow bit counter outputs a count result corresponding to the number of fail bits from the decoder output signal based on a second reference current corresponding to M times the first reference current, where M is a positive integer. A pass/fail checking unit determines a program outcome with respect to the memory cells based on the count result and outputs a pass signal or a fail signal based on the determined program outcome.Type: GrantFiled: August 30, 2016Date of Patent: January 2, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hyun Kim, Bong-Soon Lim, Yoon-Hee Choi, Sang-Won Shim
-
Publication number: 20170373084Abstract: A memory device includes a first semiconductor layer, a second semiconductor layer on the first semiconductor layer, and upper bit lines. The first semiconductor layer includes lower bit lines that extend in a first direction and are parallel to each other in a second direction perpendicular to the first direction, and a substrate. The second semiconductor layer includes vertical pillars extending in a third direction that is perpendicular to the first and second directions. The upper bit lines are connected to the vertical pillars and extend in the first direction on the second semiconductor layer. The upper bit lines are arranged to have a first pitch in the second direction. The lower bit lines are arranged to have a second pitch in the second direction. The first pitch and the second pitch have different lengths.Type: ApplicationFiled: February 10, 2017Publication date: December 28, 2017Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-won Shim, Bong-soon LIM
-
Publication number: 20170330624Abstract: A memory device has a vertical structure in which a row decoder, a page buffer, and a peripheral circuit are disposed under a memory cell array. The row decoder and the page buffer may be asymmetrically disposed. The peripheral circuit is disposed in an area where the row decoder and the page buffer are not disposed. The row decoder and the page buffer may be symmetrically disposed with respect to an interface of planes. The peripheral circuit may be disposed in an area including a part of the interface of the planes.Type: ApplicationFiled: February 15, 2017Publication date: November 16, 2017Inventors: Bong-soon Lim, Sang-won Shim
-
Publication number: 20170206124Abstract: A non-volatile memory includes a page buffer array in which page buffers are arranged in a matrix form. A method of operating the non-volatile memory includes selecting columns from among multiple columns of the page buffer array, and counting fail bits stored in page buffers included in the selected columns.Type: ApplicationFiled: January 13, 2017Publication date: July 20, 2017Inventors: BONG-SOON LIM, SANG-HYUN JOO, KEE-HO JUNG
-
Patent number: 9691782Abstract: A non-volatile memory device includes a substrate, a memory cell array on the substrate, a plurality of bonding pads, and a pad circuit. The memory cell array includes a plurality of gate conductive layers stacked on the substrate in a vertical direction and a plurality of channels penetrating into the plurality of gate conductive layers on an upper portion of the substrate. The plurality of bonding pads are on at least part of an upper portion of the memory cell array. The plurality of bonding pads are configured to electrically connect the non-volatile memory device to an external device. The pad circuit is between the substrate and the memory cell array. The pad circuit is electrically connected to at least one of the plurality of bonding pads.Type: GrantFiled: December 22, 2016Date of Patent: June 27, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul-jin Hwang, Bong-soon Lim, Ki-tae Park
-
Publication number: 20170117055Abstract: A memory device has a memory cell array with memory cells. A page buffer group generates page buffer signals according to a verify read result of the memory cells. A page buffer decoding unit generates a decoder output signal corresponding to the number of fail bits from the page buffer signals based on a first reference current. A slow bit counter outputs a count result corresponding to the number of fail bits from the decoder output signal based on a second reference current corresponding to M times the first reference current, where M is a positive integer. A pass/fail checking unit determines a program outcome with respect to the memory cells based on the count result and outputs a pass signal or a fail signal based on the determined program outcome.Type: ApplicationFiled: August 30, 2016Publication date: April 27, 2017Inventors: TAE-HYUN KIM, BONG-SOON LIM, YOON-HEE CHOI, SANG-WON SHIM
-
Patent number: 9378820Abstract: According to example embodiments of inventive concepts, a nonvolatile memory device includes a memory cell array, an address decoder, an input/output circuit, a voltage generation circuit, and control logic. The memory cell array includes a plurality of memory blocks on a substrate. Each of the memory blocks includes a plurality of strings connected between bit lines and a common source line. The address decoder is configured to measure impedance information of word lines of a selected memory block. The voltage generation circuit is configured to generate word line voltages to be applied to word lines, and at least one of the word line voltages includes an offset voltage and a target voltage. The control logic is configured to adjust a level of the offset voltage and the offset time depending on the measured impedance information of the word lines.Type: GrantFiled: June 16, 2015Date of Patent: June 28, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wan Nam, Sun-Min Yun, Bong-Soon Lim, Yoon-Hee Choi
-
Patent number: 8929170Abstract: A power management method includes receiving a first command with first address indicating a first high power operation that is immediately executed in a first memory die, after receipt of the first command, receiving a second command with a second address indicating a second high power operation, such that an immediate execution of the second high power operation would overlap the first high power operation, and delaying execution of second high power operation through a first waiting period that ends upon completion of the first high power operation, while applying a reference voltage to a second word line of the second memory die indicated by the second address.Type: GrantFiled: February 21, 2013Date of Patent: January 6, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Soo Park, Bong-Soon Lim, Hyuk-Jun Yoo
-
Publication number: 20130301372Abstract: A power management method includes receiving a first command with first address indicating a first high power operation that is immediately executed in a first memory die, after receipt of the first command, receiving a second command with a second address indicating a second high power operation, such that an immediate execution of the second high power operation would overlap the first high power operation, and delaying execution of second high power operation through a first waiting period that ends upon completion of the first high power operation, while applying a reference voltage to a second word line of the second memory die indicated by the second address.Type: ApplicationFiled: February 21, 2013Publication date: November 14, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: SANG-SOO PARK, BONG-SOON LIM, HYUK-JUN YOO
-
Patent number: 7826276Abstract: Provided are a non-volatile memory device in which time required for programming may be saved, and a method of driving the same. The non-volatile memory device may include a memory cell array with a plurality of memory cells; an input/output buffer having a storage unit that stores data and indicator bits representing information regarding the data; a data scanning unit that receives the stored data from the input/output buffer in units of scanning, and that scans the received data, the received data being selectively programmed in the memory cells according to a result of scanning the data; and/or a control logic unit that controls the data stored in the input/output buffer in units of scanning to be selectively supplied to the data scanning unit based on the states of the indicator bits.Type: GrantFiled: December 21, 2007Date of Patent: November 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Woo Park, Bong-soon Lim
-
Publication number: 20080151641Abstract: Provided are a non-volatile memory device in which time required for programming may be saved, and a method of driving the same. The non-volatile memory device may include a memory cell array with a plurality of memory cells; an input/output buffer having a storage unit that stores data and indicator bits representing information regarding the data; a data scanning unit that receives the stored data from the input/output buffer in units of scanning, and that scans the received data, the received data being selectively programmed in the memory cells according to a result of scanning the data; and/or a control logic unit that controls the data stored in the input/output buffer in units of scanning to be selectively supplied to the data scanning unit based on the states of the indicator bits.Type: ApplicationFiled: December 21, 2007Publication date: June 26, 2008Inventors: Jae-Woo Park, Bong-soon Lim
-
Patent number: 6367415Abstract: A view port of chemical vapor deposition apparatus for manufacturing semiconductor devices prevents heat loss in a chamber during a plasma deposition process. The view port includes a bracket protruding at the circumference of an opening in an electrode serving as a wall of a chamber of the apparatus, a transparent window pressed by the bracket against the wall via an O-ring, a pivoting cap for capping an opening in the bracket aligned with the window, and heat-insulative material and/or a heating element integral with the cap so as to be positioned close to the window when the cap is closed. The heating element can be a resistive heating wire or a warm air duct formed by a hose or the like. During the deposition process, the temperature of the window is maintained, thereby minimizing the tendency of polymer to adhere to the window.Type: GrantFiled: March 8, 2001Date of Patent: April 9, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hoon Kim, Byung-Chul Kim, Kwon Son, Bong-Soon Lim