Patents by Inventor Brian A. Winstead
Brian A. Winstead has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7833852Abstract: A method for forming a semiconductor device is provided. The method includes forming a semiconductor layer. The method further includes forming a gate structure overlying the semiconductor layer. The method further includes forming a high-k sidewall spacer adjacent to the gate structure. The method further includes forming a recess in the semiconductor layer, the recess aligned to the high-k sidewall spacer. The method further includes forming an in-situ doped epitaxial material in the recess, the epitaxial material having a natural lattice constant different from a lattice constant of the semiconductor layer to create stress in a channel region of the semiconductor device.Type: GrantFiled: July 23, 2007Date of Patent: November 16, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Vishal P. Trivedi, Da Zhang
-
Patent number: 7821055Abstract: A method of making a semiconductor device on a semiconductor layer includes forming a gate dielectric and a first layer of gate material over the gate dielectric. The first layer is etched to remove a portion of the first layer of gate material over a first portion of the semiconductor layer and to leave a select gate portion. A storage layer is formed over the select gate portion and over the first portion of the semiconductor layer. A second layer of gate material is formed over the storage layer. The second layer of gate material is etched to remove a first portion of the second layer of gate material over a first portion of the select gate portion. A portion of the first portion of the select gate is etched out to leave an L-shaped select structure. The result is a memory cell with an L-shaped select gate.Type: GrantFiled: March 31, 2009Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Konstantin V. Loiko, Cheong M. Hong, Sung-Taeg Kang, Taras A. Kirichenko, Brian A. Winstead
-
Patent number: 7811886Abstract: A semiconductor process and apparatus are disclosed for forming a split-gate thin film storage NVM device (10) by forming a select gate structure (3) on a first dielectric layer (2) over a substrate (1); forming a control gate structure (6) on a second dielectric layer (5) having embedded nanocrystals (15, 16) so that the control gate (6) is adjacent to the select gate structure (3) but separated therefrom by a gap (8); forming a floating doped region (4) in the substrate (1) below the gap (8) formed between the select gate structure and control gate structure; and forming source/drain regions (11, 12) in the substrate to define a channel region that includes the floating doped region (4).Type: GrantFiled: February 6, 2007Date of Patent: October 12, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Taras A. Kirichenko, Konstantin V. Loiko, Ramachandran Muralidhar, Rajesh A. Rao, Sung-Taeg Kang, Ko-Min Chang, Jane Yater
-
Publication number: 20100244121Abstract: A method of making a semiconductor device on a semiconductor layer includes forming a gate dielectric and a first layer of gate material over the gate dielectric. The first layer is etched to remove a portion of the first layer of gate material over a first portion of the semiconductor layer and to leave a select gate portion. A storage layer is formed over the select gate portion and over the first portion of the semiconductor layer. A second layer of gate material is formed over the storage layer. The second layer of gate material is etched to remove a first portion of the second layer of gate material over a first portion of the select gate portion. A portion of the first portion of the select gate is etched out to leave an L-shaped select structure. The result is a memory cell with an L-shaped select gate.Type: ApplicationFiled: March 31, 2009Publication date: September 30, 2010Inventors: Konstantin V. Loiko, Cheong M. Hong, Sung-Taeg Kang, Taras A. Kirichenko, Brian A. Winstead
-
Publication number: 20100244120Abstract: A split gate nonvolatile memory cell on a semiconductor layer is made by forming a gate dielectric over the semiconductor layer. A first layer of gate material is deposited over the gate dielectric. The first layer of gate material is etched to remove a portion of the first layer of gate material over a first portion of the semiconductor layer and to leave a select gate portion having a sidewall adjacent to the first portion. A treatment is applied over the semiconductor layer to reduce a relative oxide growth rate of the sidewall to the first portion. Oxide is grown on the sidewall to form a first oxide on the sidewall and on the first portion to form a second oxide on the first portion after the applying the treatment. A charge storage layer is formed over the first oxide and along the second oxide. A control gate is formed over the second oxide and adjacent to the sidewall.Type: ApplicationFiled: March 30, 2009Publication date: September 30, 2010Inventors: Sung-Taeg Kang, Brian A. Winstead
-
Publication number: 20100248466Abstract: A method of making a semiconductor device on a semiconductor layer includes: forming a gate dielectric over the semiconductor layer; forming a layer of gate material over the gate dielectric; etching the layer of gate material to form a select gate; forming a storage layer that extends over the select gate and over a portion of the semiconductor layer; depositing an amorphous silicon layer over the storage layer; etching the amorphous silicon layer to form a control gate; and annealing the semiconductor device to crystallize the amorphous silicon layer.Type: ApplicationFiled: March 31, 2009Publication date: September 30, 2010Inventors: Konstantin V. Loiko, Brian A. Winstead, Taras A. Kirichenko
-
Patent number: 7799644Abstract: A transistor having a source with higher resistance than its drain is optimal as a pull-up device in a storage circuit. The transistor has a source region having a source implant having a source resistance. The source region is not salicided. A control electrode region is adjacent the source region for controlling electrical conduction of the transistor. A drain region is adjacent the control electrode region and opposite the source region. The drain region has a drain implant that is salicided and has a drain resistance. The source resistance is more than the drain resistance because the source region having a physical property that differs from the drain region.Type: GrantFiled: July 28, 2006Date of Patent: September 21, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ted R. White, James D. Burnett, Brian A. Winstead
-
Patent number: 7795091Abstract: A split-gate memory device has a select gate having a first work function overlying a first portion of a substrate. A control gate having a second work function overlies a second portion of the substrate proximate the first portion. When the majority carriers of the split-gate memory device are electrons, the first work function is greater than the second work function. When the majority carriers of the split-gate memory device are holes, the first work function is less than the second work function. First and second current electrodes in the substrate are separated by a channel that underlies the control gate and select gate. The differing work functions of the control gate and the select gate result in differing threshold voltages for each gate to optimize device performance. For an N-channel device, the select gate is P conductivity and the control gate is N conductivity.Type: GrantFiled: April 30, 2008Date of Patent: September 14, 2010Inventors: Brian A. Winstead, Rajesh A. Rao, Spencer E. Williams
-
Patent number: 7714318Abstract: An electronic device can include a transistor structure of a first conductivity type, a field isolation region, and a layer of a first stress type overlying the field isolation region. For example, the transistor structure may be a p-channel transistor structure and the first stress type may be tensile, or the transistor structure may be an n-channel transistor structure and the first stress type may be compressive. The transistor structure can include a channel region that lies within an active region. An edge of the active region includes the interface between the channel region and the field isolation region. From a top view, the layer can include an edge the lies near the edge of the active region. The positional relationship between the edges can affect carrier mobility within the channel region of the transistor structure.Type: GrantFiled: July 28, 2008Date of Patent: May 11, 2010Assignee: Freescale Semiconductor, IncInventors: Vance H. Adams, Paul A. Grudowski, Venkat R. Kolagunta, Brian A. Winstead
-
Publication number: 20100078703Abstract: A method is disclosed for making a non-volatile memory cell on a semiconductor substrate. A select gate structure is formed over the substrate. The control gate structure has a sidewall. An epitaxial layer is formed on the substrate in a region adjacent to the sidewall. A charge storage layer is formed over the epitaxial layer. A control gate is formed over the charge storage layer. This allows for in-situ doping of the epitaxial layer under the select gate without requiring counterdoping. It is beneficial to avoid counterdoping because counterdoping reduces charge mobility and increases the difficulty in controlling threshold voltage. Additionally there may be formed a recess in the substrate and the epitaxial layer is formed in the recess, and a halo implant can be performed, prior to forming the epitaxial layer, through the recess into the substrate in the area under the select gate.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Brian A. Winstead, Gowrishankar L. Chindalore, Konstantin V. Loiko, Horacio P. Gasquet
-
Publication number: 20100001326Abstract: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.Type: ApplicationFiled: September 11, 2009Publication date: January 7, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: JAMES D. BURNETT, BRIAN A. WINSTEAD
-
Publication number: 20090296491Abstract: A memory comprising a plurality of P-channel split-gate memory cells are organized in rows and columns. Each of the plurality of P-channel split-gate memory cells comprises a select gate, a control gate, a source region, a drain region, a channel region, and a charge storage layer comprising nanocrystals. Programming a memory cell of the plurality of P-channel split-gate memory cells comprises injecting electrons from a channel region of the memory cell to the charge storage layer. Erasing the memory cell comprises injecting holes from the channel region to the charge storage region.Type: ApplicationFiled: May 30, 2008Publication date: December 3, 2009Inventors: Cheong M. Hong, Sung-Taeg Kang, Brian A. Winstead
-
Publication number: 20090273013Abstract: A split-gate memory device has a select gate having a first work function overlying a first portion of a substrate. A control gate having a second work function overlies a second portion of the substrate proximate the first portion. When the majority carriers of the split-gate memory device are electrons, the first work function is greater than the second work function. When the majority carriers of the split-gate memory device are holes, the first work function is less than the second work function. First and second current electrodes in the substrate are separated by a channel that underlies the control gate and select gate. The differing work functions of the control gate and the select gate result in differing threshold voltages for each gate to optimize device performance. For an N-channel device, the select gate is P conductivity and the control gate is N conductivity.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Inventors: Brian A. Winstead, Rajesh A. Rao, Spencer E. Williams
-
Patent number: 7608898Abstract: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.Type: GrantFiled: October 31, 2006Date of Patent: October 27, 2009Assignee: Freescale Semiconductor, Inc.Inventors: James D. Burnett, Brian A. Winstead
-
Publication number: 20090256191Abstract: A non-volatile memory cell including a substrate in which is formed a source region and a drain region defining a channel region between the source region and the drain region is provided. The non-volatile memory cell further includes a select gate structure overlying a first portion of the channel region. The non-volatile memory cell further includes a control gate structure formed overlying a second portion of the channel region, wherein the control gate structure includes a nanocrystal stack having a height, wherein the control gate structure has a convex shape in a corner region formed at an intersection of a first plane substantially parallel to a top surface of the substrate and a second plane substantially parallel to a side surface of the control gate structure, wherein a ratio of radius of the control gate structure in the corner region to the height of the nanocrystal stack is at least 0.5.Type: ApplicationFiled: April 15, 2008Publication date: October 15, 2009Inventors: Ted R. White, Brian A. Winstead
-
Patent number: 7572706Abstract: A method for forming a semiconductor device is provided. The method includes forming a gate structure overlying a substrate. The method further includes forming a sidewall spacer adjacent to the gate structure. The method further includes performing an angled implant in a direction of a source side of the semiconductor device. The method further includes annealing the semiconductor device. The method further includes forming recesses adjacent opposite ends of the sidewall spacer in the substrate to expose a first type of semiconductor material. The method further includes epitaxially growing a second type of semiconductor material in the recesses, wherein the second type of semiconductor material has a lattice constant different from a lattice constant of the first type of semiconductor material to create stress in a channel region of the semiconductor device.Type: GrantFiled: February 28, 2007Date of Patent: August 11, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Da Zhang, Brian A. Winstead
-
Patent number: 7488635Abstract: A semiconductor structure includes a substrate having a memory region and a logic region. A first p-type device is formed in the memory region and a second p-type device is formed in the logic region. At least a portion of a semiconductor gate of the first p-type device has a lower p-type dopant concentration than at least a portion of a semiconductor gate of the second p-type device. The semiconductor gates of the first and second p-type devices each have a non-zero p-type dopant concentration.Type: GrantFiled: October 26, 2005Date of Patent: February 10, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, James D. Burnett, Sinan Goktepeli
-
Publication number: 20090026554Abstract: A method for forming a semiconductor device is provided. The method includes forming a semiconductor layer. The method further includes forming a gate structure overlying the semiconductor layer. The method further includes forming a high-k sidewall spacer adjacent to the gate structure. The method further includes forming a recess in the semiconductor layer, the recess aligned to the high-k sidewall spacer. The method further includes forming an in-situ doped epitaxial material in the recess, the epitaxial material having a natural lattice constant different from a lattice constant of the semiconductor layer to create stress in a channel region of the semiconductor device.Type: ApplicationFiled: July 23, 2007Publication date: January 29, 2009Inventors: Brian A. Winstead, Vishal P. Trivedi, Da Zhang
-
Patent number: 7479422Abstract: A method for forming a semiconductor device includes providing a substrate region having a first material and a second material overlying the first material, wherein the first material has a different lattice constant from a lattice constant of the second material. The method further includes etching a first opening on a first side of a gate and etching a second opening on a second side of the gate. The method further includes creating a first in-situ p-type doped epitaxial region in the first opening and the second opening, wherein the first in-situ doped epitaxial region is created using the second material. The method further includes creating a second in-situ n-type doped expitaxial region overlying the first in-situ p-type doped epitaxial region in the first opening and the second opening, wherein the second in-situ n-type doped epitaxial region is created using the second material.Type: GrantFiled: March 10, 2006Date of Patent: January 20, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Ted R. White, Da Zhang
-
Patent number: 7468313Abstract: A semiconductor fabrication process preferably used with a semiconductor on insulator (SOI) wafer. The wafer's active layer is biaxially strained and has first and second regions. The second region is amorphized to alter its strain component(s). The wafer is annealed to re-crystallize the amorphous semiconductor. First and second types of transistors are fabricated in the first region and the second region respectively. Third and possibly fourth regions of the active layer may be processed to alter their strain characteristics. A sacrificial strain structure may be formed overlying the third region. The strain structure may be a compressive. When annealing the wafer with the strain structure in place, its strain characteristics may be mirrored in the third active layer region. The fourth active layer region may be amorphized in stripes that run parallel to a width direction of the transistor strain to produce uniaxial stress in the width direction.Type: GrantFiled: May 30, 2006Date of Patent: December 23, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Voon-Yew Thean, Victor H. Vartanian, Brian A. Winstead