Patents by Inventor Brian J. Campbell
Brian J. Campbell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7834662Abstract: In one embodiment, a level shifter circuit may include a shift stage that also embeds transistors that implement a logic operation on two or more inputs to the level shifter. At least one of the inputs may be sourced from circuitry that is powered by a different power supply than the level shifter and circuitry that receives the level shifter output. Additionally, the level shifter includes one or more dummy transistors that match transistors the perform the logic operation, to improve symmetry of the level shifter circuit. In some embodiments, certain design and layout rules may be applied to the level shifter circuit to limit variation in the symmetry over various manufacturing variations.Type: GrantFiled: March 16, 2009Date of Patent: November 16, 2010Assignee: Apple Inc.Inventors: Brian J. Campbell, Vincent R. von Kaenel, Naveen Javarappa, Greg M. Hess
-
Publication number: 20100277219Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: ApplicationFiled: July 14, 2010Publication date: November 4, 2010Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Publication number: 20100254206Abstract: In one embodiment, a memory circuit includes one or more memory cells that include transistors having a first nominal threshold voltage, and interface circuitry such as word line drivers and bit line control circuitry that includes one or more transistors having a second nominal threshold voltage that is lower than the first nominal threshold voltage. For example, the word line driver circuit may be driven by signals from a lower voltage domain than the memory circuit's voltage domain. Lower threshold voltage transistors may be used for those signals, in some embodiments. Similarly, lower threshold voltage transistors may be used in the write data driver circuits. Other bit line control circuits may include lower threshold voltage transistors to permit smaller transistors to be used, which may reduce power and integrated circuit area occupied by the memory circuits.Type: ApplicationFiled: April 7, 2009Publication date: October 7, 2010Inventors: Brian J. Campbell, Greg M. Hess, Hang Huang
-
Publication number: 20100238745Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: ApplicationFiled: June 1, 2010Publication date: September 23, 2010Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Publication number: 20100235670Abstract: In one embodiment, a processor comprises a data cache configured to store a plurality of cache blocks and a control unit coupled to the data cache. The control unit is configured to flush the plurality of cache blocks from the data cache responsive to an indication that the processor is to transition to a low power state in which one or more clocks for the processor are inhibited.Type: ApplicationFiled: May 24, 2010Publication date: September 16, 2010Inventors: James B. Keller, Tse-Yu Yeh, Ramesh Gunna, Brian J. Campbell
-
Patent number: 7779372Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: GrantFiled: January 26, 2007Date of Patent: August 17, 2010Assignee: Apple Inc.Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Patent number: 7760559Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: GrantFiled: December 1, 2008Date of Patent: July 20, 2010Assignee: Apple Inc.Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Patent number: 7752474Abstract: In one embodiment, a processor comprises a data cache configured to store a plurality of cache blocks and a control unit coupled to the data cache. The control unit is configured to flush the plurality of cache blocks from the data cache responsive to an indication that the processor is to transition to a low power state in which one or more clocks for the processor are inhibited.Type: GrantFiled: September 22, 2006Date of Patent: July 6, 2010Assignee: Apple Inc.Inventors: James B. Keller, Tse-Yu Yeh, Ramesh Gunna, Brian J. Campbell
-
Publication number: 20100085079Abstract: In one embodiment, an apparatus comprises a circuit supplied by a first supply voltage during use, the circuit having at least a first input signal; and a level shifter supplied by the first supply voltage during use and coupled to provide the first input signal to the circuit. The level shifter is coupled to receive a second input signal sourced from circuitry supplied by a second supply voltage during use, and is configured to generate the first input signal by level shifting the second input signal. Coupled to receive a power control signal indicating, when asserted, that the second supply voltage is to be powered down, the level shifter is configured to assert a predetermined level on the first input signal independent of the second input signal and responsive to an assertion of the power control signal.Type: ApplicationFiled: December 10, 2009Publication date: April 8, 2010Inventors: Brian J. Campbell, Vincent R. von Kaenel
-
Patent number: 7652504Abstract: In one embodiment, an apparatus comprises a circuit supplied by a first supply voltage during use, the circuit having at least a first input signal; and a level shifter supplied by the first supply voltage during use and coupled to provide the first input signal to the circuit. The level shifter is coupled to receive a second input signal sourced from circuitry supplied by a second supply voltage during use, and is configured to generate the first input signal by level shifting the second input signal. Coupled to receive a power control signal indicating, when asserted, that the second supply voltage is to be powered down, the level shifter is configured to assert a predetermined level on the first input signal independent of the second input signal and responsive to an assertion of the power control signal.Type: GrantFiled: December 13, 2006Date of Patent: January 26, 2010Assignee: Apple Inc.Inventors: Brian J. Campbell, Vincent R. von Kaenel
-
Publication number: 20090174458Abstract: In one embodiment, a level shifter circuit may include a shift stage that also embeds transistors that implement a logic operation on two or more inputs to the level shifter. At least one of the inputs may be sourced from circuitry that is powered by a different power supply than the level shifter and circuitry that receives the level shifter output. Additionally, the level shifter includes one or more dummy transistors that match transistors the perform the logic operation, to improve symmetry of the level shifter circuit. In some embodiments, certain design and layout rules may be applied to the level shifter circuit to limit variation in the symmetry over various manufacturing variations.Type: ApplicationFiled: March 16, 2009Publication date: July 9, 2009Inventors: Brian J. Campbell, Vincent R. von Kaenel, Naveen Javarappa, Greg M. Hess
-
Publication number: 20090080268Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: ApplicationFiled: December 1, 2008Publication date: March 26, 2009Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Patent number: 7474571Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: GrantFiled: February 20, 2008Date of Patent: January 6, 2009Assignee: P.A. Semi, Inc.Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Publication number: 20080180159Abstract: A clock gater circuit comprises a plurality of transistors having source-drain connections forming a stack between a first node and a supply node. A given logical state on the first node causes a corresponding logical state on an output clock of the clock gater circuit. In one embodiment, a first transistor of the plurality of transistors has a gate coupled to receive an enable input signal. A second transistor is connected in parallel with the first transistor, and has a gate controlled responsive to a test input signal to ensure that the output clock is generated even if the enable input signal is not in an enabled state. In another embodiment, the plurality of transistors comprises a first transistor having a gate controlled responsive to a clock input of the clock gater circuit and a second transistor having a gate controlled responsive to an output of a delay circuit.Type: ApplicationFiled: January 26, 2007Publication date: July 31, 2008Inventors: Brian J. Campbell, Shaishav Desai, Edgardo F. Klass, Pradeep R. Trivedi, Sridhar Narayanan
-
Publication number: 20080143417Abstract: In one embodiment, an apparatus comprises a circuit supplied by a first supply voltage during use, the circuit having at least a first input signal; and a level shifter supplied by the first supply voltage during use and coupled to provide the first input signal to the circuit. The level shifter is coupled to receive a second input signal sourced from circuitry supplied by a second supply voltage during use, and is configured to generate the first input signal by level shifting the second input signal. Coupled to receive a power control signal indicating, when asserted, that the second supply voltage is to be powered down, the level shifter is configured to assert a predetermined level on the first input signal independent of the second input signal and responsive to an assertion of the power control signal.Type: ApplicationFiled: December 13, 2006Publication date: June 19, 2008Inventors: Brian J. Campbell, Vincent R. von Kaenel
-
Publication number: 20080137448Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: ApplicationFiled: February 20, 2008Publication date: June 12, 2008Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Patent number: 7355905Abstract: In one embodiment, an integrated circuit comprises at least one logic circuit supplied by a first supply voltage and at least one memory circuit coupled to the logic circuit and supplied by a second supply voltage. The memory circuit is configured to be read and written responsive to the logic circuit even if the first supply voltage is less than the second supply voltage during use. In another embodiment, a method comprises a logic circuit reading a memory cell, the logic circuit supplied by a first supply voltage; and the memory cell responding to the read using signals that are referenced to the first supply voltage, wherein the memory cell is supplied with a second supply voltage that is greater than the first supply voltage during use.Type: GrantFiled: July 1, 2005Date of Patent: April 8, 2008Assignee: P.A. Semi, Inc.Inventors: Brian J. Campbell, Vincent R. von Kaenel, Daniel C. Murray, Gregory S. Scott, Sribalan Santhanam
-
Patent number: 7218562Abstract: In one embodiment, an apparatus comprises a plurality of memory cells; first and second bit lines coupled to the plurality of memory cells; a first and second bit line precharge circuits coupled to the first and second bit lines; and a control circuit coupled to the first and second bit line precharge circuits. The first and second bit line precharge circuits are each configured to precharge the first bit line and the second bit line. The control circuit is coupled to receive an indication that one or more clocks are being restarted after a period of stopped clock operation, and is configured to activate both the first and second bit line precharge circuits responsive to the indication and independent of an operation to the memory that was interrupted by the period of stopped clock operation, if any.Type: GrantFiled: July 1, 2005Date of Patent: May 15, 2007Assignee: P.A. Semi, Inc.Inventor: Brian J. Campbell
-
Patent number: 7129755Abstract: An improved high-fanin multiplexer that is highly-scalable, fast and area-efficient. In one embodiment of the present invention, multiple logic “legs” are attached to a common output line. Each leg comprises one pMOS pull-up transistor and one nMOS pull-down transistor. The gate of the pMOS transistor in each leg is connected to the output of an And-Or-Invert (AOI) gate whose inputs are connected to a plurality of select lines and a plurality of data lines. The gate of the nMOS transistor in each leg is connected to the output of an Or-And-Invert (OAI) gate whose inputs are connected to a plurality of select lines (the logical complements of the select lines for the AOI), and a plurality of data input lines. The high-fanin multiplexer of the present invention offers numerous advantages over the prior art. In particular, the high-fanin multiplexer of the present invention has very small self-loading allowing a large number of inputs while also maintaining a high fan out speed.Type: GrantFiled: April 9, 2004Date of Patent: October 31, 2006Assignee: Broadcom CorporationInventor: Brian J. Campbell
-
Patent number: 6995586Abstract: An improved logic methodology that combines the speed advantages of dynamic logic with the low contention of static logic, such that the logic circuits are not adversely affected by high-leakage transistors. The logic circuit of the present invention comprises first and second stages, wherein first logic stage comprises clocked precharge and evaluate transistors and full-complementary low-beta-ratio static logic. Subsequent stages of the logic circuit comprise full-complementary low-beta-ratio static logic, wherein the logic devices in the subsequent stages are not connected to a clock signal. The low-beta-ratio static logic devices in said subsequent stage comprise pMOS transistors that are not connected to a contention keeper. Furthermore, the low-beta-ratio static logic transistors in the subsequent stage comprise pMOS transistors that are significantly smaller than pMOS devices found in normal static logic.Type: GrantFiled: April 8, 2004Date of Patent: February 7, 2006Assignee: Broadcom CorporationInventor: Brian J. Campbell