Patents by Inventor Chao Lai
Chao Lai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6833123Abstract: A method for removing at least one of chromate and other oxy-metal ions from liquid solutions includes contacting the liquid solution with solid barium compounds as adsorbents so that the at least one of chromate and other oxy-metal ions in liquid solution are subject to an exchange reaction with the anion of solid barium compounds to produce products including at least one of solid barium chromate and oxy-metal barium compounds and are removed from the liquid solution by a liquid-solid separation operation. A method for stabilizing at least one of chromate and other oxy-metal ions that are present in liquid or sludge wastes includes mixing the liquid or sludge wastes with barium compounds in solid form, so that the at least one of chromate and oxy-metal ions are immobilized in a solidified body after curing of the mixture.Type: GrantFiled: December 13, 2000Date of Patent: December 21, 2004Assignee: Institute of Nuclear Energy ResearchInventors: Ching-Tsuen Huang, Tzeng-Ming Liu, Tsye-Shing Lee, Wen-Chao Lai
-
Patent number: 6808995Abstract: A transistor device that includes at least two transistors, each transistor including a source region, a drain region, and a shallow trench isolation formed between and contiguous with the source and drain regions, wherein the shallow trench isolation electrically isolates the source and drain regions to minimize the short-channel effects, a conductor layer disposed over the source region, shallow trench isolation, and drain region, wherein the conductor layer electrically connects the source and drain regions to serve as a channel region, a gate oxide disposed over the conductor layer, and a gate structure formed over the gate oxide.Type: GrantFiled: February 11, 2003Date of Patent: October 26, 2004Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Han Chao Lai, Tao Cheng Lu
-
Publication number: 20040105313Abstract: An erasing method for a p-channel nitride read only memory. The method is used for a p-channel nitride read only memory having charges stored in a charge-trapping layer. A positive voltage is applied to the control gate and a negative voltage to the drain; also, the source is floating and the n-well is grounded. The voltage difference between the positive voltage applied to the control gate and the negative voltage to the drain is sufficient to trigger a band-to-band induced hot electron injection to erase the p-channel nitride read only memory.Type: ApplicationFiled: November 12, 2003Publication date: June 3, 2004Inventors: Hung-Sui Lin, Han-Chao Lai, Tao-Cheng Lu
-
Patent number: 6720614Abstract: A method for operating a P-channel SONOS memory device that has a charge trapping layer located on a substrate, a gate electrode located on the trapping layer, two doped regions located in the substrate at each side of the charge trapping layer. The two doped regions are set to be a drain region and a source region. When a programming action is intended, the gate electrode and the drain region are applied with a first negative high-level bias, and the source region and the substrate are applied with a grounded voltage. When an erasing action is intended, the gate electrode is a second negative bias which is smaller than the first negative voltage in absolute value. In the mean time, the drain region is applied with the third negative bias and the substrate is applied with a grounded voltage. The third negative voltage is larger than the second negative bias in absolute value.Type: GrantFiled: December 4, 2001Date of Patent: April 13, 2004Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Nian-Kai Zous, Han-Chao Lai, Tao-Cheng Lu
-
Publication number: 20040003836Abstract: A paste composition for forming an electrically conductive layer on a p-type silicon semiconductor substrate comprises aluminum powder, an organic vehicle and powder of at least one inorganic compound selected from a group consisting of an oxide-based inorganic compound and a non-oxide-based inorganic compound. The oxide-based inorganic compound has a thermal expansion coefficient smaller than the thermal expansion coefficient of aluminum and a melting temperature, a softening temperature and a decomposition temperature each higher than the melting point of aluminum. The non-oxide-based inorganic compound has a thermal expansion coefficient smaller than the thermal expansion coefficient of aluminum and at least one of a melting temperature, a softening temperature or a decomposition temperature higher than the melting point of aluminum.Type: ApplicationFiled: July 2, 2003Publication date: January 8, 2004Inventors: Takashi Watsuji, Gao-Chao Lai, Tomohiro Machida, Satoshi Tanaka, Masaomi Hioki
-
Patent number: 6671209Abstract: An erasing method for a p-channel nitride read only memory. The method is used for a p-channel nitride read only memory having charges stored in a charge-trapping layer. A positive voltage is applied to the control gate and a negative voltage to the drain; also, the source is floating and the n-well is grounded. The voltage difference between the positive voltage applied to the control gate and the negative voltage to the drain is sufficient to trigger a band-to-band induced hot electron injection to erase the p-channel nitride read only memory.Type: GrantFiled: October 22, 2001Date of Patent: December 30, 2003Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Han-Chao Lai, Tao-Cheng Lu
-
Patent number: 6635946Abstract: A semiconductor device with trench isolation structure is disclosed. The invention uses a trench isolation structure that can be formed by using conventional methods to prevent problems such as drain induced barrier lowering (DIBL), punch-through leakage and spiking leakage. Thus these poor electrical properties of the conventional semiconductor device with a shallow junction depth resulting from the shrink of design rules can be solved.Type: GrantFiled: August 16, 2001Date of Patent: October 21, 2003Assignee: Macronix International Co., Ltd.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20030178624Abstract: A transistor device that includes at least two transistors, each transistor including a source region, a drain region, and a shallow trench isolation formed between and contiguous with the source and drain regions, wherein the shallow trench isolation electrically isolates the source and drain regions to minimize the short-channel effects, a conductor layer disposed over the source region, shallow trench isolation, and drain region, wherein the conductor layer electrically connects the source and drain regions to serve as a channel region, a gate oxide disposed over the conductor layer, and a gate structure formed over the gate oxide.Type: ApplicationFiled: February 11, 2003Publication date: September 25, 2003Applicant: Macronix International Co., LTDInventors: Hung-Sui Lin, Han Chao Lai, Tao Cheng Lu
-
Patent number: 6620693Abstract: A method for fabricating a non-volatile memory is described. A planar doped region is formed in the substrate at first. A mask layer and a patterned photoresist layer are sequentially formed on the substrate. A plurality of trenches is formed in the substrate with the patterned photoresist layer as a mask to divide the planar doped region into a plurality of bit-lines. The patterned photoresist layer is removed and then a recovering process is performed to recover the side-walls and the bottoms of the trenches from the damages caused by the trench etching step; The mask layer is removed. A dielectric layer is formed on the substrate and then a plurality of word-lines is formed on the dielectric layer.Type: GrantFiled: January 22, 2002Date of Patent: September 16, 2003Assignee: Macronix International Co., Ltd.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20030134477Abstract: The present invention provides a memory structure, comprising: a substrate; a gate structure disposed on the substrate; a buried bit-line disposed in the substrate along both sides of the gate structures; a raised bit-line disposed on the buried bit-line; an isolating spacer disposed on both sidewalls of the gate structure and a word-line disposed over the substrate, wherein the word-line is electrically connected to the gate structure and isolated from the raised bit-line by an insulation layer.Type: ApplicationFiled: January 22, 2002Publication date: July 17, 2003Inventors: Hung-Sui Lin, Han-Chao Lai, Tao-Cheng Lu
-
Publication number: 20030132488Abstract: A method for fabricating a non-volatile memory is described. A planar doped region is formed in the substrate at first. A mask layer and a patterned photoresist layer are sequentially formed on the substrate. A plurality of trenches is formed in the substrate with the patterned photoresist layer as a mask to divide the planar doped region into a plurality of bit-lines. The patterned photoresist layer is removed and then a recovering process is performed to recover the side-walls and the bottoms of the trenches from the damages caused by the trench etching step. The mask layer is removed. A dielectric layer is formed on the substrate and then a plurality of word-lines is formed on the dielectric layer.Type: ApplicationFiled: July 16, 2002Publication date: July 17, 2003Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20030134478Abstract: A method for fabricating a non-volatile memory is described. A planar doped region is formed in the substrate at first. A mask layer and a patterned photoresist layer are sequentially formed on the substrate. A plurality of trenches is formed in the substrate with the patterned photoresist layer as a mask to divide the planar doped region into a plurality of bit-lines. The patterned photoresist layer is removed and then a recovering process is performed to recover the side-walls and the bottoms of the trenches from the damages caused by the trench etching step. The mask layer is removed. A dielectric layer is formed on the substrate and then a plurality of word-lines is formed on the dielectric layer.Type: ApplicationFiled: January 22, 2002Publication date: July 17, 2003Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Patent number: 6555844Abstract: A transistor device that includes at least two transistors, each transistor including a source region, a drain region, and a shallow trench isolation formed between and contiguous with the source and drain regions, wherein the shallow trench isolation electrically isolates the source and drain regions to minimize the short-channel effects, a conductor layer disposed over the source region, shallow trench isolation, and drain region, wherein the conductor layer electrically connects the source and drain regions to serve as a channel region, a gate oxide disposed over the conductor layer, and a gate structure formed over the gate oxide.Type: GrantFiled: March 21, 2002Date of Patent: April 29, 2003Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Han Chao Lai, Tao Cheng Lu
-
Publication number: 20030067807Abstract: An erasing method for a p-channel nitride read only memory. The method is used for a p-channel nitride read only memory having charges stored in a charge-trapping layer. A positive voltage is applied to the control gate and a negative voltage to the drain; also, the source is floating and the n-well is grounded. The voltage difference between the positive voltage applied to the control gate and the negative voltage to the drain is sufficient to trigger a band-to-band induced hot electron injection to erase the p-channel nitride read only memory.Type: ApplicationFiled: October 22, 2001Publication date: April 10, 2003Inventors: Hung-Sui Lin, Han-Chao Lai, Tao-Cheng Lu
-
Patent number: 6524913Abstract: A method of fabricating a non-volatile memory, in which a charge-trapping layer consisting of insulating materials and bar-like conductive layers to be patterned into the gates are formed at first. The buried bit-lines are formed in the substrate between the bar-like conductive layers. Each of the buried bit-lines extends into the substrate under a portion of an adjacent high-K spacer, but not to the substrate under an adjacent bar-like conductive layer. High-K spacers are formed on the side-walls of the bar-like conductive layers. Then the bar-like conductive layers are patterned into the gates, and word-lines are formed on the substrate to electrically connect with the gates. The material of the high-K spacer has a dielectric constant and the high-K spacer has a width, such that a channel will extend to the substrate under the high-K spacer and connect with the buried bit-line when the non-volatile memory is operated.Type: GrantFiled: December 4, 2001Date of Patent: February 25, 2003Assignee: Macronix International Co., Ltd.Inventors: Hung-Sui Lin, Han-Chao Lai, Tao-Cheng Lu
-
Patent number: 6524919Abstract: A method for manufacturing a metal oxide semiconductor device is provided comprising the steps of: performing an ion implantation to form a source/drain region in the substrate having a gate formed on it and a spacer formed on the sidewalls of the gate; forming a self-aligned silicide layer on the exposed surface of the gate and the source/drain region; removing a portion of the spacer to form a substantially triangular spacer with sharp corners; performing a tilted pocket implantation to form pocket regions within the substrate beside the gate, and controlling the location of the pocket regions and the dopant distribution by adjusting the energy and angle of the tilted pocket implantation; performing a tilted-angle implantation to form a source/drain extension within the substrate beside the gate and underlying the spacer; using the thermal cycle process to adjust the junction depth and the doping profile of the source/drain extension.Type: GrantFiled: September 7, 2001Date of Patent: February 25, 2003Assignee: Macronix International Co., Ltd.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20030036250Abstract: A method for operating a P-channel SONOS memory device that has a charge trapping layer located on a substrate, a gate electrode located on the trapping layer, two doped regions located in the substrate at each side of the charge trapping layer. The two doped regions are set to be a drain region and a source region. When a programming action is intended, the gate electrode and the drain region are applied with a first negative high-level bias, and the source region and the substrate are applied with a grounded voltage. When an erasing action is intended, the gate electrode is a second negative bias which is smaller than the first negative voltage in absolute value. In the mean time, the drain region is applied with the third negative bias and the substrate is applied with a grounded voltage. The third negative voltage is larger than the second negative bias in absolute value.Type: ApplicationFiled: December 4, 2001Publication date: February 20, 2003Inventors: Hung-Sui Lin, Nian-Kai Zous, Han-Chao Lai, Tao-Cheng Lu
-
Publication number: 20030034543Abstract: A semiconductor device with trench isolation structure is disclosed. The invention uses a trench isolation structure that can be formed by using conventional methods to prevent problems such as drain induced barrier lowering (DIBL), punch-through leakage and spiking leakage. Thus these poor electrical properties of the conventional semiconductor device with a shallow junction depth resulting from the shrink of design rules can be solved.Type: ApplicationFiled: August 16, 2001Publication date: February 20, 2003Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20030013242Abstract: A method for manufacturing a metal oxide semiconductor device is provided comprising the steps of: performing an ion implantation to form a source/drain region in the substrate having a gate formed on it and a spacer formed on the sidewalls of the gate; forming a self-aligned silicide layer on the exposed surface of the gate and the source/drain region; removing a portion of the spacer to form a substantially triangular spacer with sharp corners; performing a tilted pocket implantation to form pocket regions within the substrate beside the gate, and controlling the location of the pocket regions and the dopant distribution by adjusting the energy and angle of the tilted pocket implantation; performing a tilted-angle implantation to form a source/drain extension within the substrate beside the gate and underlying the spacer; using the thermal cycle process to adjust the junction depth and the doping profile of the source/drain extension.Type: ApplicationFiled: September 7, 2001Publication date: January 16, 2003Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu
-
Publication number: 20020197780Abstract: This invention relates to a method for forming a metal oxide semiconductor type field effect transistor (MOSFET), more particularly, to the method for forming the MOSFET by forming a gate and a spacer in a trench. The present invention is used to form the gate and the spacer of the MOSFET in the trench which is preformed in the substrate to reduce the junction depth of the source/drain region. The present invention also can reduce the defects in the drain induced barrier lowering and the punch-through leakage to avoid the spiking leakage defects in the back-end process.Type: ApplicationFiled: June 26, 2001Publication date: December 26, 2002Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Han-Chao Lai, Hung-Sui Lin, Tao-Cheng Lu