Patents by Inventor Cheng-Hsiung Kuo
Cheng-Hsiung Kuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150070057Abstract: An electronic device includes a first circuit, a second circuit, and a power on control (POC) circuit. The POC circuit includes an enable terminal electrically connected to a first output of the first circuit, a first input terminal electrically connected to a first voltage supply, a second input terminal electrically connected to a second voltage supply, and an output terminal. The second circuit includes a biasing-sensitive circuit, and a logic circuit including a first input terminal electrically connected to a second output of the first circuit, a second input terminal electrically connected to the output of the POC circuit, and an output terminal electrically connected to an enable terminal of the biasing-sensitive circuit.Type: ApplicationFiled: November 19, 2014Publication date: March 12, 2015Inventors: Jerry Chen, Hsu-Shun Chen, Gu-Huan Li, Cheng-Hsiung Kuo, Yue-Der Chih
-
Publication number: 20150015223Abstract: A device includes an error amplifier, a standby current source, a charging current source, a voltage divider, and a first switch. The error amplifier has a negative input terminal and a positive input terminal. The standby current source has a control terminal electrically connected to an output terminal of the error amplifier. The voltage divider has an input terminal electrically connected to an output terminal of the standby current source, and an output terminal electrically connected to the positive input terminal of the error amplifier. The charging current source has a control terminal electrically connected to the output terminal of the error amplifier. The first switch has a first terminal electrically connected to an input terminal of the charging current source, and a second terminal electrically connected to a first power supply node.Type: ApplicationFiled: July 15, 2013Publication date: January 15, 2015Inventors: Jerry Chen, Cheng-Hsiung Kuo, Yue-Der Chih
-
Patent number: 8928372Abstract: An electronic device includes a first circuit, a second circuit, and a power on control (POC) circuit. The POC circuit includes an enable terminal electrically connected to a first output of the first circuit, a first input terminal electrically connected to a first voltage supply, a second input terminal electrically connected to a second voltage supply, and an output terminal. The second circuit includes a biasing-sensitive circuit, and a logic circuit including a first input terminal electrically connected to a second output of the first circuit, a second input terminal electrically connected to the output of the POC circuit, and an output terminal electrically connected to an enable terminal of the biasing-sensitive circuit.Type: GrantFiled: March 8, 2013Date of Patent: January 6, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jerry Chen, Hsu-Shun Chen, Gu-Huan Li, Cheng-Hsiung Kuo, Yue-Der Chih
-
Patent number: 8906767Abstract: A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a metal oxide device. The metal oxide device includes first and second doped regions disposed within the substrate and interfacing in a channel region. The first and second doped regions are doped with a first type dopant. The first doped region has a different concentration of dopant than the second doped region. The metal oxide device further includes a gate structure traversing the channel region and the interface of the first and second doped regions and separating source and drain regions. The source region is formed within the first doped region and the drain region is formed within the second doped region. The source and drain regions are doped with a second type dopant. The second type dopant is opposite of the first type dopant.Type: GrantFiled: December 13, 2013Date of Patent: December 9, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yue-Der Chih, Jam-Wem Lee, Cheng-Hsiung Kuo, Tsung-Che Tsai, Ming-Hsiang Song, Hung-Cheng Sung, Hung Cho Wang
-
Publication number: 20140094009Abstract: A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a metal oxide device. The metal oxide device includes first and second doped regions disposed within the substrate and interfacing in a channel region. The first and second doped regions are doped with a first type dopant. The first doped region has a different concentration of dopant than the second doped region. The metal oxide device further includes a gate structure traversing the channel region and the interface of the first and second doped regions and separating source and drain regions. The source region is formed within the first doped region and the drain region is formed within the second doped region. The source and drain regions are doped with a second type dopant. The second type dopant is opposite of the first type dopant.Type: ApplicationFiled: December 13, 2013Publication date: April 3, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yue-Der Chih, Jam-Wem Lee, Cheng-Hsiung Kuo, Tsung-Che Tsai, Ming-Hsiang Song, Hung-Cheng Sung, Hung Cho Wang
-
Publication number: 20140062580Abstract: A P-type Metal-Oxide-Semiconductor Field Effect Transistor (PMOSFET) includes a gate, a first source/drain region connected to the gate, and a second source/drain region on an opposite side of the gate than the first source/drain region. A first Schottky diode includes a first anode connected to the first source/drain region, and a first cathode connected to a body of the PMOSFET. A second Schottky diode includes a second anode connected to the second source/drain region, and a second cathode connected to the body of the PMOSFET.Type: ApplicationFiled: September 5, 2012Publication date: March 6, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jam-Wem Lee, Wan-Yen Lin, Ming-Hsiang Song, Cheng-Hsiung Kuo, Yue-Der Chih
-
Patent number: 8629706Abstract: A power switch includes a control circuit, a cross-coupled amplifier, a first switching circuit coupled between a first output terminal and the first controlled ground terminal, and a second switching circuit coupled between a second output terminal and the second controlled ground terminal. The control circuit is configured to connect the second controlled ground terminal to a ground during a first period that a voltage level at the first output terminal is switched from the ground to a first voltage level and to set the second controlled ground terminal at an elevated ground level during a second period that the voltage level at the first output terminal remains at the first voltage level.Type: GrantFiled: October 13, 2011Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsu-Shun Chen, Cheng-Hsiung Kuo, Gu-Huan Li, Yue-Der Chih
-
Patent number: 8610220Abstract: A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a metal oxide device. The metal oxide device includes first and second doped regions disposed within the substrate and interfacing in a channel region. The first and second doped regions are doped with a first type dopant. The first doped region has a different concentration of dopant than the second doped region. The metal oxide device further includes a gate structure traversing the channel region and the interface of the first and second doped regions and separating source and drain regions. The source region is formed within the first doped region and the drain region is formed within the second doped region. The source and drain regions are doped with a second type dopant. The second type dopant is opposite of the first type dopant.Type: GrantFiled: May 16, 2012Date of Patent: December 17, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yue-Der Chih, Jam-Wem Lee, Cheng-Hsiung Kuo, Tsung-Che Tsai, Ming-Hsiang Song, Hung-Cheng Sung, Roger Wang
-
Publication number: 20130307080Abstract: A semiconductor device and method for fabricating a semiconductor device is disclosed. An exemplary semiconductor device includes a substrate including a metal oxide device. The metal oxide device includes first and second doped regions disposed within the substrate and interfacing in a channel region. The first and second doped regions are doped with a first type dopant. The first doped region has a different concentration of dopant than the second doped region. The metal oxide device further includes a gate structure traversing the channel region and the interface of the first and second doped regions and separating source and drain regions. The source region is formed within the first doped region and the drain region is formed within the second doped region. The source and drain regions are doped with a second type dopant. The second type dopant is opposite of the first type dopant.Type: ApplicationFiled: May 16, 2012Publication date: November 21, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yue-Der Chih, Jam-Wem Lee, Cheng-Hsiung Kuo, Tsung-Che Tsai, Ming-Hsiang Song, Hung-Cheng Sung, Roger Wang
-
Publication number: 20130093499Abstract: A power switch includes a control circuit, a cross-coupled amplifier, a first switching circuit coupled between a first output terminal and the first controlled ground terminal, and a second switching circuit coupled between a second output terminal and the second controlled ground terminal. The control circuit is configured to connect the second controlled ground terminal to a ground during a first period that a voltage level at the first output terminal is switched from the ground to a first voltage level and to set the second controlled ground terminal at an elevated ground level during a second period that the voltage level at the first output terminal remains at the first voltage level.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsu-Shun CHEN, Cheng-Hsiung KUO, Gu-Huan LI, Yue-Der CHIH
-
Patent number: 8391073Abstract: A method includes performing a first programming operation on a plurality of memory cells in a same programming cycle; and performing a verification operation on the plurality of memory cells to find failed memory cells in the plurality of memory cells, wherein the failed memory cells are not successfully programmed in the first programming operation; and performing a second programming operation on the failed memory cells. Passed memory cells successfully programmed in the first programming operation are not programmed in the second programming operation.Type: GrantFiled: October 29, 2010Date of Patent: March 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yue-Der Chih, Ping Wang, Cheng-Hsiung Kuo
-
Publication number: 20120106259Abstract: A method includes performing a first programming operation on a plurality of memory cells in a same programming cycle; and performing a verification operation on the plurality of memory cells to find failed memory cells in the plurality of memory cells, wherein the failed memory cells are not successfully programmed in the first programming operation; and performing a second programming operation on the failed memory cells. Passed memory cells successfully programmed in the first programming operation are not programmed in the second programming operation.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yue-Der Chih, Ping Wang, Cheng-Hsiung Kuo
-
Publication number: 20100220476Abstract: A LED light tube is revealed. The LED light tube includes a tube-shaped heat dissipation base, a printed circuit board and a light cover. The light cover includes an outer light emitting layer, an inner light emitting layer and a hollow part formed by a gap between the inner light emitting layer and the outer light emitting layer. The inner light emitting layer of the light cover presses on the printed circuit board in order to fix the printed circuit board on the tube-shaped heat dissipation base so that there is no need to use any other components for fixing the printed circuit board on the tube-shaped heat dissipation base.Type: ApplicationFiled: January 15, 2010Publication date: September 2, 2010Applicant: LEDTECH ELECTRONICSInventors: CHENG-HSIUNG KUO, HSUAN-HUI CHEN
-
Publication number: 20100219739Abstract: A LED light tube and its connector thereof are revealed. Each of two ends of the LED light tube is disposed with a LED light tube connector. The LED light tube connector includes a rotating base, two connector pins, a cover and a housing. The two connector pins are disposed on one end of the rotating base. The rotating base includes a first location adjustment structure and the cover has a second location adjustment structure. The rotating base is mounted in the housing while the cover is fixed on the housing. The rotating base rotates relative to the cover as well as the housing optionally so as to adjust the assembling between the first and the second location adjustment structure. Thus the two connector pins change from a first position to a second position and light from the LED light tube emits in a desired direction.Type: ApplicationFiled: February 5, 2010Publication date: September 2, 2010Applicant: ENERGYLED CORPORATIONInventors: Cheng-Hsiung Kuo, Hsuan-Hui Chen
-
Publication number: 20100201270Abstract: The present invention provides a light emitting diode light tube with two ends respectively having a pair of electrode pins for receiving a first and second AC input voltages. The light tube includes an AC switching power supply including a first input rectifier/filter circuit rectifying/filtering the first AC input voltage to generate a first rectified/filtered voltage, and a power conversion circuit coupled to the first input rectifier/filter circuit, and having a second input rectifier/filter circuit rectifying/filtering the second AC input voltage to generate a second rectified/filtered voltage, wherein the power conversion circuit generates a output voltage in response to the first and second rectified/filtered voltages. The AC switching power supply provides a constant output voltage and current to the LED, which avoids flicker in the LED light tube.Type: ApplicationFiled: January 19, 2010Publication date: August 12, 2010Applicant: LEDTECH ELECTRONICSInventor: CHENG-HSIUNG KUO
-
Patent number: 7683698Abstract: A charge pump circuit is provided which includes at least two charge pump stages connected in series with a front charge pump stage having a first transistor for receiving an input voltage and a last charge pump stage having a second transistor for providing an output voltage. The first transistor is configured to operate at a first threshold voltage and the second transistor is configured to operate at a second threshold voltage different than the first threshold voltage.Type: GrantFiled: August 20, 2007Date of Patent: March 23, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Ting Chu, Yong-Shiuan Tsair, Kuo-Wei Chu, Cheng-Hsiung Kuo, Jih-Chen Wang
-
Publication number: 20100053965Abstract: A LED lamp comprises: a lamp base; an illuminating component, mounted on the lamp base, wherein the illuminating component comprises a circuit board and a plurality of LEDs arranged on the circuit board; a lamp shade, mounted on the lamp shade for enclosing the illuminating element, wherein the lamp shade has at least one open area; and at least one waterproof and ventilative element, disposed on the open area for covering the open area; thereby, vapors inside the lamp shade can vacate out of the LED lamp through the waterproof and ventilative element, while external vapors cannot infiltrate into the lamp shade through the waterproof and ventilative element.Type: ApplicationFiled: July 29, 2009Publication date: March 4, 2010Applicant: ENERGYLED CORPORATIONInventors: CHING-KUN CHANG, CHENG-HSIUNG KUO, YEN-FU LIU
-
Publication number: 20100005634Abstract: The elastic clipping structure includes a body unit and an elastic unit. The body unit has a body portion, a clipping portion disposed on a first lateral side of the body portion, and an opening forming on a second lateral side of the body portion. The elastic unit has an elastic body with a U shape. The elastic body is disposed on the body portion, and the elastic body has an abutting portion abutted against the clipping portion and two movable portions passing through the opening. Therefore, the body unit and the elastic unit are mated to each other, so that when two opposite forces are acting on two opposite sides of the elastic unit, the elastic unit is compressed inwards. When the two opposite forces are released from the elastic unit, the elastic unit is restored to its original restriction position by the restriction portion.Type: ApplicationFiled: July 8, 2008Publication date: January 14, 2010Inventors: Cheng-Hsiung Kuo, Yu-Yang Liu, Ming-Chung Huang
-
Publication number: 20090051413Abstract: A charge pump circuit is provided which includes at least two charge pump stages connected in series with a front charge pump stage having a first transistor for receiving an input voltage and a last charge pump stage having a second transistor for providing an output voltage. The first transistor is configured to operate at a first threshold voltage and the second transistor is configured to operate at a second threshold voltage different than the first threshold voltage.Type: ApplicationFiled: August 20, 2007Publication date: February 26, 2009Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Ting Chu, Yong-Shiuan Tsair, Kuo-Wei Chu, Cheng-Hsiung Kuo, Jih-Chen Wang
-
Patent number: 7462906Abstract: A method of embedding the forming of peripheral devices such as HV-LDMOS into the forming of flash memory is presented. A layered structure is formed with a first insulating layer formed on a substrate, and a poly silicon formed on the first insulating layer in the flash memory region. A mask layer is formed. Openings are formed in the flash memory region in the peripheral region. A local oxidation of silicon (LOCOS) is performed to form thick oxides on poly silicon, and a field oxide on silicon substrate respectively. The mask layer is removed. A control gate and a control gate oxide are formed on the thick oxide and the poly silicon. A gate electrode is formed with at least one end residing on a field oxide so that the resulting HV-LDMOS has a high breakdown voltage. Spacers and a source/drain of the flash cells and HV-LDMOSs are then formed.Type: GrantFiled: August 30, 2007Date of Patent: December 9, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiang-Tai Lu, Cheng-Hsiung Kuo, Chin-Huang Wang