Patents by Inventor Cheng-Yuan Hsu
Cheng-Yuan Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150056768Abstract: A method of fabricating a semiconductor device is disclosed. The method includes the steps of: sequentially forming agate dielectric layer and a first gate layer on a semiconductor substrate, wherein the gate dielectric layer is between the first gate layer and the semiconductor substrate; forming at least an opening in the first gate layer; forming a first dielectric layer conformally on the semiconductor substrate wherein the first dielectric layer covers the first gate layer; and forming a second gate layer filling the opening and overlapping the first gate layer.Type: ApplicationFiled: October 17, 2014Publication date: February 26, 2015Inventors: Cheng-Yuan Hsu, CHI Ren, Tzeng-Fei Wen
-
Publication number: 20150014761Abstract: A method for manufacturing a semiconductor device includes the following steps. At first, two gate stack layers are formed on a semiconductor substrate, wherein each of the gate stack layers includes a top surface and two side surfaces. A conductive material layer is deposited to conformally cover the top surface and the two side surfaces of each of the gate stack layers. Then, a cap layer is deposited to conformally cover the conductive material layer. Finally, the cap layer and the conductive material layer above the top surface of each of the gate stack layers are removed to leave the cap layer adjacent to the two side surfaces of each of the gate stack layers and covering a portion of the conductive material layer.Type: ApplicationFiled: July 11, 2013Publication date: January 15, 2015Inventors: Cheng-Yuan Hsu, ZHEN CHEN, CHI REN, Ching-Long Tsai, Wei Cheng, PING LIU
-
Patent number: 8921913Abstract: A floating gate forming process includes the following steps. A substrate containing active areas isolated from each other by isolation structures protruding from the substrate is provided. A first conductive material is formed to conformally cover the active areas and the isolation structure. An etch back process is performed on the first conductive material to respectively form floating gates separated from each other in the active areas.Type: GrantFiled: June 21, 2013Date of Patent: December 30, 2014Assignee: United Microelectronics Corp.Inventors: Cheng-Yuan Hsu, Zhaobing Li, Chi Ren, Ching-Long Tsai, Wei Cheng
-
Publication number: 20140377945Abstract: A floating gate forming process includes the following steps. A substrate containing active areas isolated from each other by isolation structures protruding from the substrate is provided. A first conductive material is formed to conformally cover the active areas and the isolation structure. An etch back process is performed on the first conductive material to respectively form floating gates separated from each other in the active areas.Type: ApplicationFiled: June 21, 2013Publication date: December 25, 2014Inventors: Cheng-Yuan Hsu, ZHAOBING LI, CHI REN, Ching-Long Tsai, Wei Cheng
-
Patent number: 8890230Abstract: A semiconductor device includes two floating gates, a control gate and a first dielectric layer. The floating gates are disposed on a semiconductor substrate. The control gate partially overlaps each of the floating gates, and a part of the control gate is disposed between the two floating gates. Furthermore, the first dielectric layer disposed between the two floating gates and the control gate has a fixed thickness.Type: GrantFiled: July 15, 2012Date of Patent: November 18, 2014Assignee: United Microelectronics Corp.Inventors: Cheng-Yuan Hsu, Chi Ren, Tzeng-Fei Wen
-
Publication number: 20140183614Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor substrate, at least a first gate, a shallow trench isolation (STI) and a third gate. The first gate is disposed on the semiconductor substrate, and the first gate partially overlaps the third gate and the shallow trench isolation. Furthermore, the third gate is disposed in a shallow trench isolation, and the third gate includes at least a protrusion.Type: ApplicationFiled: January 3, 2013Publication date: July 3, 2014Applicant: UNITED MICROELECTRONICS CORP.Inventors: ZHAOBING LI, Cheng-Yuan Hsu, CHI REN
-
Patent number: 8722489Abstract: A method of fabricating a non-volatile memory is provided. A tunneling dielectric layer and a first patterned conductive layer are sequentially formed on a substrate. A patterned inter-gate dielectric layer and a second patterned conductive layer are stacked on a first surface of the first patterned conductive layer, and a second surface of the first patterned conductive layer is exposed. The second surface is adjacent to the first surface. The substrate is covered by a passivation layer, and a first sidewall of the first patterned conductive layer is exposed. A recess is formed on the first sidewall of the first patterned conductive layer, such that the first sidewall has a sharp corner. A portion of the passivation layer on the second surface is removed, such that the sharp corner of the first patterned conductive layer is exposed.Type: GrantFiled: March 15, 2013Date of Patent: May 13, 2014Assignee: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Publication number: 20140015029Abstract: A semiconductor device includes two floating gates, a control gate and a first dielectric layer. The floating gates are disposed on a semiconductor substrate. The control gate partially overlaps each of the floating gates, and a part of the control gate is disposed between the two floating gates. Furthermore, the first dielectric layer disposed between the two floating gates and the control gate has a fixed thickness.Type: ApplicationFiled: July 15, 2012Publication date: January 16, 2014Inventors: Cheng-Yuan Hsu, CHI REN, Tzeng-Fei Wen
-
Patent number: 8421141Abstract: A non-volatile memory device includes a substrate, a gate stack, a selecting gate, an erasing gate, a source region, and a drain region. The gate stack on the substrate includes from bottom to top a tunneling dielectric layer, a floating gate, an inter-gate dielectric layer, a control gate, and a spacer that is located between sidewalls of the control gate and the inter-gate dielectric layer. A side of the floating gate adjacent to the erasing gate has a warp-around profile and a sharp corner protruding from a vertical surface of the spacer. The selecting and erasing gates are respectively located at first and second sides of the substrate of the gate stack. The source region is located in the substrate under the erasing gate. The drain region is located in the substrate at a side of the selecting gate.Type: GrantFiled: July 4, 2011Date of Patent: April 16, 2013Assignee: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Publication number: 20120261736Abstract: A non-volatile memory device includes a substrate, a gate stack, a selecting gate, an erasing gate, a source region, and a drain region. The gate stack on the substrate includes from bottom to top a tunneling dielectric layer, a floating gate, an inter-gate dielectric layer, a control gate, and a spacer that is located between sidewalls of the control gate and the inter-gate dielectric layer. A side of the floating gate adjacent to the erasing gate has a warp-around profile and a sharp corner protruding from a vertical surface of the spacer. The selecting and erasing gates are respectively located at first and second sides of the substrate of the gate stack. The source region is located in the substrate under the erasing gate. The drain region is located in the substrate at a side of the selecting gate.Type: ApplicationFiled: July 4, 2011Publication date: October 18, 2012Applicant: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Publication number: 20090086540Abstract: A method of operating a non-volatile memory array is provided. The non-volatile memory array includes a substrate, a number of rows of memory cells, a number of control gate lines, a number of select gate lines, a number of source lines, and a number of drain lines. The operating method includes applying 5V voltage to a selected source line, 1.5V voltage to a selected select gate line, 8V voltage to non-selected select gate lines, 10-12V voltage to a selected control gate line and 0-?2V voltage to non-selected control gate lines and the substrate. The drain lines are grounded so that source-side injection (SSI) is triggered to inject electrons into a floating gate of the selected memory cell in a programming operation.Type: ApplicationFiled: December 9, 2008Publication date: April 2, 2009Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Chih-Wei Hung, Cheng-Yuan Hsu, Da Sung
-
Patent number: 7485529Abstract: A method of fabricating a non-volatile memory is described. A substrate having stacked gate structures thereon is provided. Each stacked gate structure includes a select gate dielectric layer, a select gate and a cap layer. A source region and a drain region are formed in the substrate. The source region and the drain region are separated from each other by at least two stacked gate structures. A tunneling dielectric layer is formed over the substrate and then a first conductive layer is formed over the tunneling dielectric layer. The first conductive layer is patterned to form floating gates in the gaps between the stacked gate structures. After forming an inter-gate dielectric layer over the substrate, a second conductive layer is formed over the substrate. The second conductive layer is patterned to form mutually linked control gates in the gaps between neighboring stacked gate structures.Type: GrantFiled: January 8, 2007Date of Patent: February 3, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Chih-Wei Hung, Cheng-Yuan Hsu, Da Sung
-
Patent number: 7436707Abstract: A flash memory cell structure has a substrate, a select gate, a first-type doped region, a shallow second-type doped region, a deep second-type doped region, and a doped source region. The substrate has a stacked gate. The select gate is formed on the substrate and adjacent to the stacked gate. The first-type ion formed region is doped in the substrate and adjacent to the select gate as a drain. The shallow second-type doped region is formed on one side of the first-type doped region below the stacked gate. The deep second-type doped region, which serves as a well, is formed underneath the first-type doped region with one side bordering on the shallow second-type doped region. The doped source region is formed on a side of the shallow second-type doped region as a source.Type: GrantFiled: July 6, 2005Date of Patent: October 14, 2008Assignee: Powership Semiconductor Corp.Inventors: Chih-Wei Hung, Da Sung, Cheng-Yuan Hsu
-
Patent number: 7391073Abstract: A method of fabricating a non-volatile memory is described. A substrate having a tunneling layer and a floating gate layer thereon is provided. A mask layer is formed on the floating gate. The mask layer has openings that expose a portion of the floating gate layer. Then, a portion of the floating gate layer is removed from the openings to form sunken regions on the surface of the floating gate layer. An inter-gate dielectric layer is formed on the floating gate layer. A control gate layer is formed on the inter-gate dielectric layer. After that, the mask layer and the floating gate layer under the mask layer are removed to form another opening. A select gate layer is formed inside the opening.Type: GrantFiled: September 13, 2005Date of Patent: June 24, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Tsung-Lung Chen, Hui-Hung Kuo, Cheng-Yuan Hsu, Chih-Wei Hung
-
Publication number: 20080090355Abstract: A method for manufacturing flash memory is provided. A tunneling dielectric layer, a conductive layer and a patterned mask layer that exposes a portion of the conductive layer are formed on a substrate. An oxide layer is formed on the exposed conductive layer so that the conductive layer is partitioned through the oxide layer into blocks. The oxide layer is removed and an inter-gate dielectric layer is formed in the opening. A control gate that completely fills the opening is formed. A cap layer is formed over the control gate. The mask layer is then removed. Using the cap layer as a mask, a portion of the conductive layer is removed to form two floating gates under the control gate. An insulating layer is formed on the substrate. Source/drain regions are formed in the substrate on the respective sides of the control gate.Type: ApplicationFiled: December 12, 2007Publication date: April 17, 2008Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: I-Chun Chuang, Cheng-Yuan Hsu, Jui-Yu Pan
-
Publication number: 20080048244Abstract: A nonvolatile memory includes a substrate, stacked gate structures, spacers, control gates, a composite dielectric layer and source region/drain regions. Each of stack gate structures is formed on the substrate and is consisted of a select gate dielectric layer, a select gate and a cap layer. The spacers are disposed on the sidewalls of the stack gate structure. The composite dielectric layer including a bottom dielectric layer, a charge trapping layer and upper dielectric layer is formed on the substrate. The control gates, which filled in the spaces between the stacked gate structures, are disposed on the composite dielectric layer and connected to each other. The source region/drain region is configured in the substrate near the outer two stacked gate structures.Type: ApplicationFiled: October 31, 2007Publication date: February 28, 2008Applicant: POWERCHIP SEMICONDUCTOR CORP.Inventors: Chih-Wei Hung, Cheng-Yuan Hsu, Da Sung
-
Patent number: 7335940Abstract: A method for manufacturing flash memory is provided. A tunneling dielectric layer, a conductive layer and a patterned mask layer that exposes a portion of the conductive layer are formed on a substrate. An oxide layer is formed on the exposed conductive layer so that the conductive layer is partitioned through the oxide layer into blocks. The oxide layer is removed and an inter-gate dielectric layer is formed in the opening. A control gate that completely fills the opening is formed. A cap layer is formed over the control gate. The mask layer is then removed. Using the cap layer as a mask, a portion of the conductive layer is removed to form two floating gates under the control gate. An insulating layer is formed on the substrate. Source/drain regions are formed in the substrate on the respective sides of the control gate.Type: GrantFiled: January 19, 2006Date of Patent: February 26, 2008Assignee: Powerchip Semiconductor Corp.Inventors: I-Chun Chuang, Cheng-Yuan Hsu, Jui-Yu Pan
-
Patent number: 7262096Abstract: A NAND flash memory cell row includes first and second stacked gate structures, control and floating gates, inter-gate dielectric layer, a tunnel oxide layer, doping regions and source/drain regions. The first stacked gate structures has an erase gate dielectric layer, an erase gate and a first cap layer. Each of the second stacked gate structure has a select gate dielectric layer, a select gate and a second cap layer. The control gate is between each of the first stacked gate structures, and between each of the second stacked gate structures and the adjacent first stacked gate structure. The floating gate is between the control gate and substrate. The inter-gate dielectric layer is disposed between the control and floating gates. The tunnel oxide is between the floating gate and substrate. The doping regions are disposed under the first stacked gate structure, and the source/drain regions are in the exposed substrate.Type: GrantFiled: October 31, 2005Date of Patent: August 28, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Shih-Chang Chen, Cheng-Yuan Hsu, Chih-Wei Hung
-
Patent number: 7239555Abstract: An erasing method for a non-volatile memory is provided. The method includes the following two major steps. (a) A first voltage is applied to the odd-numbered select gates of each memory row and a second voltage is applied to the even-numbered select gates of each memory row such that the voltage difference between the first voltage and the second voltage is large enough for the electrons injected into the floating gate of the memory cells to be removed via the select gate. (b) A switchover operation is performed so that the first voltage is applied to the even-numbered select gates of each memory row and the second voltage is applied to the odd-numbered select gates of each memory row such that the electrons injected into the floating gates of the memory cells are pulled away via the select gates to turn the memory cells into an erased state.Type: GrantFiled: March 3, 2006Date of Patent: July 3, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Kuo-Tung Wang, Yen-Lee Pan, Kuo-Hao Chu, Cheng-Yuan Hsu
-
Publication number: 20070133306Abstract: An erasing method for a non-volatile memory is provided. The method includes the following two major steps. (a) A first voltage is applied to the odd-numbered select gates of each memory row and a second voltage is applied to the even-numbered select gates of each memory row such that the voltage difference between the first voltage and the second voltage is large enough for the electrons injected into the floating gate of the memory cells to be removed via the select gate. (b) A switchover operation is performed so that the first voltage is applied to the even-numbered select gates of each memory row and the second voltage is applied to the odd-numbered select gates of each memory row such that the electrons injected into the floating gates of the memory cells are pulled away via the select gates to turn the memory cells into an erased state.Type: ApplicationFiled: March 3, 2006Publication date: June 14, 2007Inventors: Kuo-Tung Wang, Yen-Lee Pan, Kuo-Hao Chu, Cheng-Yuan Hsu