Patents by Inventor Chien-Hao Huang
Chien-Hao Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230141313Abstract: Semiconductor structures and methods of forming the same are provided. A semiconductor structure includes gate electrodes and first insulation patterns laterally disposed and alternately arranged on a substrate, a gate dielectric layer disposed on the gate electrodes and the first insulation patterns, at least one channel pattern disposed on the gate dielectric layer, source electrodes and drain electrodes laterally disposed and alternately arranged on the channel pattern, and second insulation patterns disposed on the channel pattern between the source and drain electrodes. Besides, from a top view, each of the drain electrodes is overlapped with one of the first insulation patterns.Type: ApplicationFiled: January 17, 2022Publication date: May 11, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Hao Huang, Gao-Ming Wu, Katherine H CHIANG, Chung-Te Lin
-
Publication number: 20230070992Abstract: The present invention relates to genetic risk assessment system and the method using programmable logic gate array (FPGA) and accelerator card by computing the frequency of the multiple gene detection sites and multiple disease prevalence rates, and to include steps for generating the result in the display.Type: ApplicationFiled: October 13, 2021Publication date: March 9, 2023Inventors: Yu-Cheng Lee, Chien-Hao Huang
-
Publication number: 20230072205Abstract: The present invention relates to a health auxiliary system for a user to evaluate disease risks and provide diet recommendations based on the user's physical information and measurement of parameters obtained in the daily routine. The present health auxiliary system includes multiple gene detection units, multiple physical diagnostic unit, a data signal unit, and an asynchronous control signal unit. The use of asynchronous control signal unit can be implemented to reduce power consumption required during computing.Type: ApplicationFiled: October 13, 2021Publication date: March 9, 2023Inventors: Yu-Cheng LEE, Chien-Hao Huang
-
Publication number: 20230066482Abstract: A semiconductor device is provided, which contains a memory bank including M primary word lines and R replacement word lines, a row/column decoder, and an array of redundancy fuse elements. A sorted primary failed bit count list is generated in a descending order for the bit fail counts per word line. A sorted replacement failed bit count list is generated in an ascending order of the M primary word lines in an ascending order. The primary word lines are replaced with the replacement word lines from top to bottom on the lists until a primary failed bit count equals a replacement failed bit count or until all of the replacement word lines are used up. Optionally, the sorted primary failed bit count list may be re-sorted in an ascending or descending order of the word line address prior to the replacement process.Type: ApplicationFiled: November 7, 2022Publication date: March 2, 2023Inventors: Chien-Hao HUANG, Cheng-Yi WU, Katherine H. CHIANG, Chung-Te LIN
-
Publication number: 20230046174Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a source, a drain, a first salicide block (SAB) layer and a second SAB layer. The first SAB layer is formed on a top surface of the semiconductor layer, and is located between the gate and the drain, wherein a part of the well is located vertically below and in contact with the first SAB layer. The second SAB layer is formed vertically above and in contact with the first SAB layer.Type: ApplicationFiled: May 5, 2022Publication date: February 16, 2023Inventors: Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng
-
Publication number: 20230045843Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a source, a drain, a field oxide region, and a self-aligned drift region. The field oxide region is formed on an upper surface of the semiconductor layer, wherein the field oxide region is located between the gate and the drain. The field oxide region is formed by steps including a chemical mechanical polish (CMP) process step. The self-aligned drift region is formed in the semiconductor layer, wherein the self-aligned drift region is entirely located vertically below and in contact with the field oxide region.Type: ApplicationFiled: May 19, 2022Publication date: February 16, 2023Inventors: Yu-Ting Yeh, Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng
-
Publication number: 20230038958Abstract: A memory device includes an alternating stack of dielectric layers and word line layers, pairs of bit lines and source lines spaced apart from one another, a data storage layer covering a sidewall of the alternating stack, and channel layers interposed between the data storage layer and the pairs of bit lines and source lines. The alternating stack includes a staircase structure in a staircase-shaped region, and the staircase structure steps downward from a first direction and includes at least one turn. The pairs of bit lines and source lines extend in a second direction that is substantially perpendicular to the first direction and are in lateral contact with the data storage layer through the channel layers. A semiconductor structure and a method are also provided.Type: ApplicationFiled: February 11, 2022Publication date: February 9, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Shyue Lai, Chien-Hao Huang, Chia-Yu Ling, Katherine H CHIANG, Chung-Te Lin
-
Publication number: 20230032528Abstract: Provided are a semiconductor device and method of forming the same. The semiconductor device includes active components and a first barrier pattern. The active components are on a substrate. Each of the active components includes base insulation patterns on the substrate, gate electrodes on the substrate and spaced apart from each other with the base insulation patterns interposed therebetween, a gate dielectric layer on the gate electrodes and the base insulation patterns, a channel pattern on the gate dielectric layer, source electrodes on the channel pattern and spaced apart from each other, a drain electrode on the channel pattern and between the source electrodes, and second insulation patterns between the source electrodes and the drain electrode. The first barrier pattern disposed on the gate dielectric layer surrounds the channel patterns, the source electrodes, the drain electrodes, and the second insulation patterns of each of the active components.Type: ApplicationFiled: July 30, 2021Publication date: February 2, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Hao Huang, Gao-Ming Wu, Yun-Feng Kao, Ming-Yen Chuang, Katherine H. Chiang
-
Publication number: 20230028561Abstract: A semiconductor die includes a semiconductor substrate and a transistor array disposed over the semiconductor substrate. The transistor array includes unit cells and spacers. The unit cells are disposed along rows of the transistor array extending in a first direction and columns of the transistor array extending in a second direction perpendicular to the first direction. The spacers encircle the unit cells. The unit cells include source contacts and drain contacts separated by interlayer dielectric material portions. First sections of the spacers contacting the interlayer dielectric material portions are thicker than second sections of the spacers contacting the source contacts and the drain contacts.Type: ApplicationFiled: July 23, 2021Publication date: January 26, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Gao-Ming Wu, Katherine H. CHIANG, Chien-Hao Huang, Chung-Te Lin
-
Publication number: 20230019688Abstract: A disclosed capacitor structure includes a support structure including a plurality of elongated structures each extending along a longitudinal direction, a transverse direction, and a vertical direction. The plurality of elongated structures includes an alternating stack of first dielectric layers and second dielectric layers, a bottom electrode formed over the support structure, a third dielectric layer formed over the bottom electrode, and a top electrode formed over the third dielectric layer. Each of the first dielectric layers includes a first width along the transverse direction and each of the second dielectric layers includes a second width along the transverse direction. In various embodiments, the first width may be less than the second width such that each of the plurality of elongated structures include walls including a corrugated width profile as a function of distance along the vertical direction. The capacitor structure may be formed in a BEOL process.Type: ApplicationFiled: March 15, 2022Publication date: January 19, 2023Inventors: Yun-Feng Kao, Ming-Yen Chuang, Katherine H. Chiang, Chien-Hao HUANG
-
Publication number: 20220383974Abstract: A method of testing a non-volatile memory (NVM) array includes obtaining a current distribution of a subset of NVM cells of the NVM array, the current distribution including first and second portions corresponding to respective logically high and low states of the subset of NVM cells, programming an entirety of the NVM cells of the NVM array to one of the logically high or low states, determining an initial bit error rate (BER) by performing first and second pass/fail (P/F) tests on each NVM cell of the NVM array, and using the current distribution to adjust the initial BER rate. Each of obtaining the current distribution, programming the entirety of the NVM cells, and performing the first and second P/F tests is performed while the NVM array is heated to a target temperature.Type: ApplicationFiled: August 10, 2022Publication date: December 1, 2022Inventors: Chien-Hao HUANG, Katherine H. CHIANG, Cheng-Yi WU, Chung-Te LIN
-
Publication number: 20220376110Abstract: A power device includes: a semiconductor layer, a well region, a body region, a gate, a sub-gate, a source, a drain, and an electric field adjustment region. The sub-gate is formed above a top surface of the semiconductor layer, wherein a portion of the well region is located vertically beneath the sub-gate. The sub-gate is not directly connected to the gate. The electric field adjustment region has a conductivity type which is opposite to that of the well region. The electric field adjustment region is formed beneath and not in contact with the top surface of the semiconductor layer. The electric field adjustment region is located in the well region of the semiconductor layer, and at least a portion of the electric field adjustment region is located vertically beneath the sub-gate.Type: ApplicationFiled: April 21, 2022Publication date: November 24, 2022Inventors: Kuo-Hsuan Lo, Chien-Hao Huang, Chu-Feng Chen, Wu-Te Weng, Chien-Wei Chiu
-
Publication number: 20220366996Abstract: A location of at least one fail bit to be repaired in a memory block of a memory is extracted from at least one memory test on the memory block. An available repair resource in the memory for repairing the memory block is obtained. It is checked, using machine learning, whether the at least one fail bit is unrepairable, according to the location of the at least one fail bit, and the available repair resource. When the checking indicates that the at least one fail bit is not unrepairable, it is determined whether a Constraint Satisfaction Problem (CSP) containing a plurality of constraints is solvable. The constraints correspond to the location of the at least one fail bit in the memory block, and the available repair resource. In response to determining that the CSP is not solvable, the memory block is marked as unrepairable or the memory is rejected.Type: ApplicationFiled: July 26, 2022Publication date: November 17, 2022Inventors: Katherine H. CHIANG, Chien-Hao HUANG, Cheng-Yi WU, Chung-Te LIN
-
Patent number: 11495314Abstract: A semiconductor device is provided, which contains a memory bank including M primary word lines and R replacement word lines, a row/column decoder, and an array of redundancy fuse elements. A sorted primary failed bit count list is generated in a descending order for the bit fail counts per word line. A sorted replacement failed bit count list is generated in an ascending order of the M primary word lines in an ascending order. The primary word lines are replaced with the replacement word lines from top to bottom on the lists until a primary failed bit count equals a replacement failed bit count or until all of the replacement word lines are used up. Optionally, the sorted primary failed bit count list may be re-sorted in an ascending or descending order of the word line address prior to the replacement process.Type: GrantFiled: June 24, 2021Date of Patent: November 8, 2022Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chien-Hao Huang, Cheng-Yi Wu, Katherine H. Chiang, Chung-Te Lin
-
Patent number: 11450401Abstract: A location of at least one fail bit to be repaired in a memory block of a memory is extracted from at least one memory test on the memory block. An available repair resource in the memory for repairing the memory block is obtained. It is determined whether a Constraint Satisfaction Problem (CSP) containing a plurality of constraints is solvable. The constraints correspond to the location of the at least one fail bit in the memory block, and the available repair resource. In response to determining that the CSP is not solvable, the memory block is marked as unrepairable or the memory is rejected. In response to determining that the CSP is solvable and has a solution satisfying the constraints, the at least one fail bit is repaired using the available repair resource in accordance with the solution of the CSP.Type: GrantFiled: December 1, 2020Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Katherine H. Chiang, Chien-Hao Huang, Cheng-Yi Wu, Chung-Te Lin
-
Patent number: 11450399Abstract: A method of testing a non-volatile memory (NVM) array includes heating the NVM array to a target temperature. While the NVM array is heated to the target temperature, a current distribution is obtained by measuring a plurality of currents of a subset of NVM cells of the NVM array, each NVM cell of the NVM array is programmed to one of a logically high state or a logically low state, and first and second pass/fail (P/F) tests on each NVM cell of the NVM array are performed. A bit error rate is calculated based on the current distribution and the first and second P/F tests.Type: GrantFiled: February 12, 2021Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Hao Huang, Katherine H. Chiang, Cheng-Yi Wu, Chung-Te Lin
-
Publication number: 20220223218Abstract: A semiconductor device is provided, which contains a memory bank including M primary word lines and R replacement word lines, a row/column decoder, and an array of redundancy fuse elements. A sorted primary failed bit count list is generated in a descending order for the bit fail counts per word line. A sorted replacement failed bit count list is generated in an ascending order of the M primary word lines in an ascending order. The primary word lines are replaced with the replacement word lines from top to bottom on the lists until a primary failed bit count equals a replacement failed bit count or until all of the replacement word lines are used up. Optionally, the sorted primary failed bit count list may be re-sorted in an ascending or descending order of the word line address prior to the replacement process.Type: ApplicationFiled: June 24, 2021Publication date: July 14, 2022Inventors: Chien-Hao HUANG, Cheng-Yi WU, Katherine H. CHIANG, Chung-Te LIN
-
Publication number: 20210375385Abstract: A location of at least one fail bit to be repaired in a memory block of a memory is extracted from at least one memory test on the memory block. An available repair resource in the memory for repairing the memory block is obtained. It is determined whether a Constraint Satisfaction Problem (CSP) containing a plurality of constraints is solvable. The constraints correspond to the location of the at least one fail bit in the memory block, and the available repair resource. In response to determining that the CSP is not solvable, the memory block is marked as unrepairable or the memory is rejected. In response to determining that the CSP is solvable and has a solution satisfying the constraints, the at least one fail bit is repaired using the available repair resource in accordance with the solution of the CSP.Type: ApplicationFiled: December 1, 2020Publication date: December 2, 2021Inventors: Katherine H. CHIANG, Chien-Hao HUANG, Cheng-Yi WU, Chung-Te LIN
-
Publication number: 20210375380Abstract: A method of testing a non-volatile memory (NVM) array includes heating the NVM array to a target temperature. While the NVM array is heated to the target temperature, a current distribution is obtained by measuring a plurality of currents of a subset of NVM cells of the NVM array, each NVM cell of the NVM array is programmed to one of a logically high state or a logically low state, and first and second pass/fail (P/F) tests on each NVM cell of the NVM array are performed. A bit error rate is calculated based on the current distribution and the first and second P/F tests.Type: ApplicationFiled: February 12, 2021Publication date: December 2, 2021Inventors: Chien-Hao HUANG, Katherine H. CHIANG, Cheng-Yi WU, Chung-Te LIN
-
Patent number: 10017830Abstract: The present invention provides a group of specific probes directed to cleavage site of hemagglutinin precursor protein of avian influenza virus subtypes H5, and provides a method for rapid pathotyping of H5 avian influenza virus. The present invention further provides a kit containing the probes and the kit is easy-to-use, low-cost, high sensitivity, enabled the molecular pathotyping of H5 viruses by a simpler and faster means that conventional methods.Type: GrantFiled: May 23, 2014Date of Patent: July 10, 2018Assignee: National Taiwan UniversityInventors: Lih-Chiann Wang, Chien-Hao Huang, Ching-Ho Wang