Patents by Inventor Chien-Hsun Lee
Chien-Hsun Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230319991Abstract: A laminated structure and the manufacturing methods thereof are provided. The structure includes an interconnect substrate having a first surface and a second surface opposite to the first surface, an insulating encapsulant laterally wrapping the interconnect substrate, and a redistribution structure disposed on the first surface of the interconnect substrate and electrically connected with the interconnect substrate. The redistribution structure has a third surface facing the first surface and a fourth surface opposite to the third surface. The redistribution structure includes first pads, second pads located beside the first pads, and protective patterns disposed on the first pads and covering the first pads. The first pads include pad portions protruded from the fourth surface and the protective patterns are in contact with sidewalls and top surfaces of the pad portions of the first pads.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Cheng Hou, Tsung-Ding Wang, Jung-Wei Cheng, Chien-Hsun Chen, Chien-Hsun Lee
-
Publication number: 20230307813Abstract: A method of making a semiconductor device includes forming a first transmission line over a substrate. The method includes forming a second transmission line over the substrate. The method further includes depositing a high-k dielectric material between the first transmission line and the second transmission line, wherein the high-k dielectric material partially covers each of the first transmission line and the second transmission line. The method further includes depositing a dielectric material directly contacting the high-k dielectric material, wherein the dielectric material has a different dielectric constant from the high-k dielectric material, and the dielectric material directly contacts the first transmission line or the second transmission line.Type: ApplicationFiled: May 4, 2023Publication date: September 28, 2023Inventors: Jiun Yi WU, Chien-Hsun LEE, Chewn-Pu JOU, Fu-Lung HSUEH
-
Publication number: 20230307427Abstract: A method includes forming a build-up package substrate, which includes forming a first plurality of redistribution lines (RDLs) and a second plurality of RDLs, forming a first plurality of through-vias on the first plurality of RDLs, bonding an interconnect die to the second plurality of RDLs, encapsulating the interconnect die and the first plurality of through-vias in a first encapsulant, and forming a third plurality of RDLs over the first encapsulant. The third plurality of RDLs are electrically connected to the first plurality of through-vias. An organic package substrate is bonded to the build-up package substrate. The build-up package substrate and the organic package substrate in combination form a compound organic package substrate. A first package component and a second package component are bonded to the compound organic package substrate, and are electrically interconnected through the interconnect die.Type: ApplicationFiled: June 10, 2022Publication date: September 28, 2023Inventors: Sheng-Chi Lin, Hao-Cheng Hou, Tsung-Ding Wang, Chien-Hsun Lee, Shang-Yun Hou
-
Publication number: 20230307375Abstract: A method includes forming a composite package substrate. The formation of the composite package substrate includes encapsulating an interconnect die in an encapsulant, with the interconnect die including a plurality of through-vias therein, and forming a first plurality of redistribution lines (RDLs) and a second plurality of RDLs on opposite sides of the interconnect die. The method further includes bonding an organic package substrate to the composite package substrate, and bonding a first package component and a second package component to the first plurality of RDLs. The first package component and the second package component are electrically interconnected through the interconnect die and the first plurality of RDLs.Type: ApplicationFiled: January 9, 2023Publication date: September 28, 2023Inventors: Hao-Cheng Hou, Tsung-Ding Wang, Jung Wei Cheng, Yu-Min Liang, Chien-Hsun Lee, Shang-Yun Hou, Wei-Yu Chen, Collin Jordon Fleshman, Kuo-Lung Pan, Shu-Rong Chun, Sheng-Chi Lin
-
Publication number: 20230307330Abstract: An in-process structure including an interposer is provided. The interposer includes first interposer bonding pads. An array of copper pillar structures is bonded to the first interposer bonding pads using interposer-side solder material portions. A packaging substrate is attached to the array of copper pillar structures by bonding the array of copper pillar structures to substrate bonding pads located on the packaging substrate using substrate-side solder material portions.Type: ApplicationFiled: May 5, 2022Publication date: September 28, 2023Inventors: Wei-Yu CHEN, Collin Jordon Fleshman, Chien-Hsun LEE
-
Patent number: 11766682Abstract: A flow divider for diverging a fluid includes a main body that includes first and second side surfaces being opposite to each other along a central axis of the main body. The first side surface has a central segment transversely intersecting the central axis, and having an inlet channel recessed toward the second side surface, a generally annular channel surrounding the central segment, recessed toward the second side surface, and spatially communicated with the inlet channel at a junction space, and an inclined segment surrounding the annular channel. A width of the annular channel decreases gradually from a start measurement to an end measurement along a rotational direction with respect to the central axis.Type: GrantFiled: February 1, 2022Date of Patent: September 26, 2023Assignee: HCM CO., LTD.Inventors: Chen-Chen Li, Chien-Hsun Lee
-
Patent number: 11737205Abstract: An interconnect structure includes a first conductor, a second conductor, a dielectric block, a substrate, and a pair of conductive lines. The first conductor and the second conductor form a differential pair design. The dielectric block surrounds the first conductor and the second conductor. The first conductor is separated from the second conductor by the dielectric block. The substrate surrounds the dielectric block and is spaced apart from the first conductor and the second conductor. The pair of conductive lines is connected to the first conductor and the second conductor, respectively, and extends along a top surface of the dielectric block and a top surface of the substrate.Type: GrantFiled: August 9, 2022Date of Patent: August 22, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jiun-Yi Wu, Chien-Hsun Lee, Chewn-Pu Jou, Fu-Lung Hsueh
-
Publication number: 20230260862Abstract: In an embodiment, a device includes: a first integrated circuit die having a first contact region and a first non-contact region; an encapsulant contacting sides of the first integrated circuit die; a dielectric layer contacting the encapsulant and the first integrated circuit die, the dielectric layer having a first portion over the first contact region, a second portion over the first non-contact region, and a third portion over a portion of the encapsulant; and a metallization pattern including: a first conductive via extending through the first portion of the dielectric layer to contact the first integrated circuit die; and a conductive line extending along the second portion and third portion of the dielectric layer, the conductive line having a straight portion along the second portion of the dielectric layer and a first meandering portion along the third portion of the dielectric layer.Type: ApplicationFiled: April 18, 2023Publication date: August 17, 2023Inventors: Chien-Hsun Chen, Yu-Ling Tsai, Jiun Yi Wu, Chien-Hsun Lee, Chung-Shi Liu
-
Patent number: 11728217Abstract: An embodiment is a package including a first package component. The first package component including a first die attached to a first side of a first interconnect structure, a molding material surrounding the first die, and a second interconnect structure over the molding material and the first die, a first side of the second interconnect structure coupled to the first die with first electrical connectors. The first package component further includes a plurality of through molding vias (TMVs) extending through the molding material, the plurality of TMVs coupling the first interconnect structure to the second interconnect structure, and a second die attached to a second side of the second interconnect structure with second electrical connectors, the second side of the second interconnect structure being opposite the first side of the second interconnect structure.Type: GrantFiled: July 19, 2021Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Kuo-Chung Yee, Mirng-Ji Lii, Chien-Hsun Lee, Jiun Yi Wu
-
Publication number: 20230253348Abstract: A structure includes a first via and a first conductive line embedded in a first dielectric layer and spaced apart from each other by the first dielectric layer. A first metal pattern disposed on the first via and embedded in a second dielectric layer. A first conductive via disposed on the first conductive line and embedded in the second dielectric layer. The first metal pattern and the first conductive via are spaced apart from each other and are located on a first horizontal level, and the first metal pattern has an open ring shape. A second via disposed on the first metal pattern and embedded in a third dielectric layer. An inductor structure including the first via, the first metal pattern, and the second via.Type: ApplicationFiled: April 16, 2023Publication date: August 10, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yuan Chang, Jiun-Yi Wu, Chien-Hsun Lee, Chung-Shi Liu, Chen-Hua Yu
-
Publication number: 20230253369Abstract: A method includes bonding a first plurality of device dies onto a wafer, wherein the wafer includes a second plurality of device dies, with each of the first plurality of device dies bonded to one of the second plurality of device dies. The wafer is then sawed to form a die stack, wherein the die stack includes a first device die from the first plurality of device dies and a second device die from the second plurality of device dies. The method further includes bonding the die stack over a package substrate.Type: ApplicationFiled: April 18, 2023Publication date: August 10, 2023Inventors: Chien-Hsun Lee, Tsung-Ding Wang, Mirng-Ji Lii, Chen-Hua Yu
-
Publication number: 20230253378Abstract: A method includes bonding a first package to a second package to form a third package. The first package is an Integrated Fan-Out (InFO) package including a plurality of package components, and an encapsulating material encapsulating the plurality of package components therein. The plurality of package components include device dies. The method further includes placing at least a portion of the third package into a recess in a Printed Circuit Board (PCB). The recess extends from a top surface of the PCB to an intermediate level between the top surface and a bottom surface of the PCB. Wire bonding is performed to electrically connect the third package to the PCB.Type: ApplicationFiled: April 18, 2023Publication date: August 10, 2023Inventors: Chen-Hua Yu, Chien-Hsun Lee, Jiun Yi Wu
-
Publication number: 20230254984Abstract: An electronic assembly includes a first wafer including a stack of alternating first dielectric layers and first circuit layers, a flexible structure inclduing a second dielectric layer and a second circuit layer covered by the second dielectric layer, and a second wafer stacked upon the first wafer and including chip packages arranged in an array. The flexible structure includes a first region embedded in the first wafer and a second region connected to the first region and extending out from an edge of the first wafer. The chip packages are electrically coupled to the second circuit layer of the flexible structure through the first circuit layers of the first wafer.Type: ApplicationFiled: April 18, 2023Publication date: August 10, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiun-Yi Wu, Chien-Hsun Lee, Chen-Hua Yu, Chung-Shi Liu
-
Publication number: 20230199973Abstract: Circuit board includes conductive plate, core dielectric layer, metallization layer, first build-up stack, second build-up stack. Conductive plate has channels extending from top surface to bottom surface. Core dielectric layer extends on covering top surface and side surfaces of conductive plate. Metallization layer extends on core dielectric layer and within channels of conductive plate. Core dielectric layer insulates metallization layer from conductive plate. First build-up stack is disposed on top surface of conductive plate and includes conductive layers alternately stacked with dielectric layers. Conductive layers electrically connect to metallization layer. Second build-up stack is disposed on bottom surface of conductive plate. Second build-up stack includes bottommost dielectric layer and bottommost conductive layer. Bottommost dielectric layer covers bottom surface of conductive plate.Type: ApplicationFiled: February 14, 2023Publication date: June 22, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiun-Yi Wu, Chien-Hsun Lee, Chen-Hua Yu, Chung-Shi Liu
-
Patent number: 11664566Abstract: A semiconductor device includes a first transmission line. The semiconductor device includes a second transmission line. The semiconductor device includes a high-k dielectric material between the first transmission line and the second transmission line, wherein the high-k dielectric material partially covers each of the first transmission line and the second transmission line. The semiconductor device further includes a dielectric material directly contacting the high-k dielectric material, wherein the dielectric material has a different dielectric constant from the high-k dielectric material, and the dielectric material directly contacts each of the first transmission line and the second transmission line.Type: GrantFiled: January 28, 2022Date of Patent: May 30, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jiun Yi Wu, Chien-Hsun Lee, Chewn-Pu Jou, Fu-Lung Hsueh
-
Patent number: 11665834Abstract: An electronic assembly and a manufacturing method thereof are provided. The electronic assembly includes a carrier substrate including a flexible structure and a circuit structure, and an electronic device disposed on the circuit structure. The flexible structure includes a first dielectric layer and a conductive pattern overlying thereon. The circuit structure includes a second dielectric layer overlying the first dielectric layer and the conductive pattern, and a circuit layer disposed on and passing through the second dielectric layer to be in contact with the conductive pattern, the first flexible structure includes a first portion embedded in the circuit structure and a second portion connected to the first portion and extending out from an edge of the circuit structure. The electronic device includes chip packages electrically coupled to the flexible structure through the circuit structure, and is sized to substantially match a size of the first portion of the circuit structure.Type: GrantFiled: May 7, 2021Date of Patent: May 30, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiun-Yi Wu, Chien-Hsun Lee, Chen-Hua Yu, Chung-Shi Liu
-
Patent number: 11658085Abstract: In an embodiment, a device includes: a first integrated circuit die having a first contact region and a first non-contact region; an encapsulant contacting sides of the first integrated circuit die; a dielectric layer contacting the encapsulant and the first integrated circuit die, the dielectric layer having a first portion over the first contact region, a second portion over the first non-contact region, and a third portion over a portion of the encapsulant; and a metallization pattern including: a first conductive via extending through the first portion of the dielectric layer to contact the first integrated circuit die; and a conductive line extending along the second portion and third portion of the dielectric layer, the conductive line having a straight portion along the second portion of the dielectric layer and a first meandering portion along the third portion of the dielectric layer.Type: GrantFiled: January 3, 2022Date of Patent: May 23, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Hsun Chen, Yu-Ling Tsai, Jiun Yi Wu, Chien-Hsun Lee, Chung-Shi Liu
-
Patent number: 11658134Abstract: A structure includes a first via and a first conductive line embedded in a first dielectric layer and spaced apart from each other by the first dielectric layer. A first metal pattern disposed on the first via and embedded in a second dielectric layer. A first conductive via disposed on the first conductive line and embedded in the second dielectric layer. The first metal pattern and the first conductive via are spaced apart from each other and are located on a first horizontal level, and the first metal pattern has an open ring shape. A second via disposed on the first metal pattern and embedded in a third dielectric layer. An inductor structure including the first via, the first metal pattern, and the second via.Type: GrantFiled: March 30, 2021Date of Patent: May 23, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Yuan Chang, Jiun-Yi Wu, Chien-Hsun Lee, Chung-Shi Liu, Chen-Hua Yu
-
Patent number: 11658164Abstract: A method includes bonding a first package to a second package to form a third package. The first package is an Integrated Fan-Out (InFO) package including a plurality of package components, and an encapsulating material encapsulating the plurality of package components therein. The plurality of package components include device dies. The method further includes placing at least a portion of the third package into a recess in a Printed Circuit Board (PCB). The recess extends from a top surface of the PCB to an intermediate level between the top surface and a bottom surface of the PCB. Wire bonding is performed to electrically connect the third package to the PCB.Type: GrantFiled: February 8, 2021Date of Patent: May 23, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Chien-Hsun Lee, Jiun Yi Wu
-
Patent number: 11652086Abstract: A method includes bonding a first plurality of device dies onto a wafer, wherein the wafer includes a second plurality of device dies, with each of the first plurality of device dies bonded to one of the second plurality of device dies. The wafer is then sawed to form a die stack, wherein the die stack includes a first device die from the first plurality of device dies and a second device die from the second plurality of device dies. The method further includes bonding the die stack over a package substrate.Type: GrantFiled: November 2, 2020Date of Patent: May 16, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Hsun Lee, Tsung-Ding Wang, Mirng-Ji Lii, Chen-Hua Yu