Patents by Inventor Chien-Liang Chen
Chien-Liang Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110102310Abstract: A flat panel display, a shift register with image retention release and method for releasing image retention are provided. An output end of the shift register couples to a gate line of a display panel. A first end of a first transistor couples to the output end of the shift register. A second end of the first transistor couples to a system voltage VDD or a reference voltage VSS. A first end of a capacitor couples to a control end of the first transistor. A second end of the capacitor couples to the reference voltage VSS. During a power-off period, the reference voltage VSS is pulled high for turning on the first transistor, therefore the voltage of the gate line is pulled high.Type: ApplicationFiled: December 21, 2009Publication date: May 5, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Chen-Lun Chiu, Hao-Chieh Lee, Yi-Suei Liao, Chien-Liang Chen
-
Publication number: 20110085098Abstract: A flat display device includes an array substrate. The array substrate includes a plurality of gate lines, data lines and pixels. The pixels include a plurality of first pixel units and second pixel units, and each of the first pixel units and each of the second pixel units include more than three pixels. The first pixel units and the second pixel units disposed in between two adjacent data lines are arranged alternately, wherein the first pixel units are electrically connected with one of the two adjacent data lines, and the second pixel units are electrically connected with the other data line.Type: ApplicationFiled: January 27, 2010Publication date: April 14, 2011Inventors: Yi-Suei Liao, Chien-Liang Chen, Kai-Yuan Siao
-
Publication number: 20110080661Abstract: A lens displacement device includes a flexible piece, a fixed element and a mobile element. The flexible piece has a support, a flexible part and an oscillation absorber. The flexible part connects to the support and at least one gap exists between the flexible part and the support. The oscillation absorber is installed in the gap between the flexible part and the support. Moreover, the fixed element couples to the support of the flexible piece, and the mobile element couples to the flexible part of the flexible piece. Furthermore, the flexible part of the flexible piece is deformed in shape for providing a restoration force with the mobile element. A manufacturing process of the flexible piece is also disclosed.Type: ApplicationFiled: October 5, 2010Publication date: April 7, 2011Applicant: WAH HONG INDUSTRIAL CORP.Inventors: LI-TE KUO, CHIEN-LIANG CHEN, MEI-LING LAI, WEN-HSIUNG CHANG
-
Patent number: 7915111Abstract: An apparatus, and method of manufacture thereof, comprising a first semiconductor device and a second semiconductor device. The first semiconductor device includes a first gate electrode having a first metal layer forming a first trench and a second metal layer filling the first trench, wherein the first and second metal layers have substantially different metallic compositions. The second semiconductor device includes a second gate electrode having a third metal layer forming a second trench and a fourth metal layer filling the second trench, wherein the third and fourth metal layers have substantially different metallic compositions, and wherein the first and third metal layers have substantially different metallic compositions.Type: GrantFiled: August 8, 2007Date of Patent: March 29, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Chih Yang, Chien-Liang Chen, Chii-Horng Lee, Harry Chuang
-
Publication number: 20110044014Abstract: A flexible printed circuit and a display module comprising the flexible printed circuit are disclosed. The display module comprises a display panel, a printed circuit board, and a flexible printed circuit. The flexible printed circuit electrically connects the display panel and the printed circuit board, and further comprises a flexible substrate and a cover lay. The flexible substrate has an upper surface and two opposite end portions. The cover lay is disposed on the upper surface of the flexible substrate and extends along a lengthwise direction of the flexible substrate. The cover lay further has two opposite sides each also extending along the lengthwise direction of the flexible substrate. Each of the sides has at least a partially continuous contour which is formed with a discontinuous status on at least one of the end portions.Type: ApplicationFiled: November 1, 2010Publication date: February 24, 2011Applicant: AU OPTRONICS CORP.Inventors: Chien-Liang Chen, Chun-Yu Lee, Shih-Ping Chou
-
Publication number: 20110006735Abstract: A portable computer system includes a host, a power storage device and a dock. The power storage device is installed in the host, for sensing current from a first power socket to a first power terminal to generate a first sensing result, and charging a first rechargeable battery according to a first control signal. The dock is capable of connecting to the host by means of insertion, for sensing current from a second power socket to a second power terminal to generate a second sensing result, and charging a second rechargeable battery according to a second control signal. The dock includes a control device for outputting the first control signal and the second control signal according to the first sensing result and the second sensing result, to control charging operations on the first rechargeable battery and the second rechargeable battery.Type: ApplicationFiled: May 7, 2010Publication date: January 13, 2011Inventors: Te-Lung Wu, Chun-Ta Lee, Chien-Liang Chen
-
Patent number: 7847196Abstract: A flexible printed circuit and a display module comprising the flexible printed circuit are disclosed. The display module comprises a display panel, a printed circuit board, and a flexible printed circuit. The flexible printed circuit electrically connects the display panel and the printed circuit board, and further comprises a flexible substrate and a cover lay. The flexible substrate has an upper surface and two opposite end portions. The cover lay is disposed on the upper surface of the flexible substrate and extends along a lengthwise direction of the flexible substrate. The cover lay further has two opposite sides each also extending along the lengthwise direction of the flexible substrate. Each of the sides has at least a partially continuous contour which is formed with a discontinuous status on at least one of the end portions.Type: GrantFiled: May 8, 2007Date of Patent: December 7, 2010Assignee: Au Optronics Corp.Inventors: Chien-Liang Chen, Chun-Yu Lee, Shih-Ping Chou
-
Publication number: 20100302178Abstract: A touch panel display including a first substrate, a second substrate, a display medium and a touch device is provided. The first substrate has a display area and a peripheral area. The first substrate has a pixel array in the display area and at least one integrated driving circuit in the peripheral area. The integrated driving circuit is electrically connected to the pixel array. The second substrate is disposed above the first substrate to cover the integrated driving circuit and the pixel array. The display medium is disposed on the pixel array and located between the first substrate and the second substrate. The touch device is disposed on the second substrate, and has a sensor element and a wiring element connected to the sensor element. The sensor element is located above the pixel array and the wiring element is located above at least a portion of the integrated driving circuit.Type: ApplicationFiled: August 12, 2009Publication date: December 2, 2010Applicant: AU OPTRONICS CORPORATIONInventors: Po-Yuan Liu, Hao-Chieh Lee, Chien-Liang Chen, Chun-Ku Kuo
-
Publication number: 20100231497Abstract: An LCD device includes a plurality of gate lines and a plurality of shift register units for driving corresponding gate lines. Each shift register unit includes a first circuit and a second circuit. The first circuit, disposed on a first side of a corresponding gate line, includes a pulse generator and a first transistor having a first W/L ratio. The pulse generator provides a driving signal according to the voltage obtained at a node, while the first transistor maintains the voltage level of the node. The second circuit, disposed on a second side of the corresponding gate line, includes a second transistor having a second W/L ratio. The second transistor maintains the voltage level of the driving signal from the second side of the corresponding gate line. The first W/L ratio is smaller than the second W/L ratio, and the first circuit occupies larger space than the second circuit.Type: ApplicationFiled: September 16, 2009Publication date: September 16, 2010Inventors: Yi-Suei Liao, Chien-Liang Chen, Ming-Yen Tsai
-
Patent number: 7778379Abstract: A shift register apparatus is provided. The pull-down unit of each of the shift registers in the shift register apparatus is controlled by itself, previous, and next two shift registers to enhance the ability of pull-down and voltage regulating. Therefore, the circuit structure of each of the shift registers does not need to be designed a large compensation capacitor therein to substantially restrain the coupling noise effect caused by the clock signal, and thus permitting that each of the shift registers can be collocated with a small compensation capacitor to enhance the output capability thereof.Type: GrantFiled: December 22, 2008Date of Patent: August 17, 2010Assignee: Au Optronics CorporationInventors: Yi-Suei Liao, Chien-Liang Chen, Chen-Lun Chiu, Hao-Chieh Lee, Kuan-Yu Chen
-
Publication number: 20100191985Abstract: A power signal detecting system and method thereof are disclosed. The power signal detecting system comprises a power supply and a portable electronic device. The portable electronic device is electrically connected with the power supply to receive a power signal. The portable electronic device comprises a sensing element, a detecting module and a power management module. The sensing element is used to connect the power signal. The detecting module is electrically connected to the sensing element and is used for detecting the power signal. The power management module electrically connects to the detecting module and is used for executing a power management for the portable electronic device by identifying the power signal.Type: ApplicationFiled: July 10, 2009Publication date: July 29, 2010Applicant: Wistron CorporationInventors: Te-Lung Wu, Chun-Da Lee, Chien-Liang Chen
-
Publication number: 20100134124Abstract: A misalignment detection device comprising a substrate, at least one integrated circuit (IC), and at least one detection unit is disclosed. The substrate comprises a first positioning pad and a second positioning pad adjacent to the first positioning pad. The integrated circuit is disposed on the substrate and comprises a first positioning bump and a second positioning bump adjacent to the first positioning bump. The first and second positioning bumps substantially correspond to the first and second positioning pads, respectively. The at least one detection unit is electrically coupled to the substrate, wherein the detection unit outputs a fault signal in response to a positioning shift occurring between the first and second positioning pads and the first and second positioning bumps.Type: ApplicationFiled: February 5, 2010Publication date: June 3, 2010Applicant: AU Optronics Corp.Inventors: Chun-Yu Lee, Shih-Ping Chou, Chien-Liang Chen, Wen-Hung Lai
-
Publication number: 20100134234Abstract: A shift register apparatus is provided. The pull-down unit of each of the shift registers in the shift register apparatus is controlled by itself, previous, and next two shift registers to enhance the ability of pull-down and voltage regulating. Therefore, the circuit structure of each of the shift registers does not need to be designed a large compensation capacitor therein to substantially restrain the coupling noise effect caused by the clock signal, and thus permitting that each of the shift registers can be collocated with a small compensation capacitor to enhance the output capability thereof.Type: ApplicationFiled: December 22, 2008Publication date: June 3, 2010Applicant: AU OPTRONICS CORPORATIONInventors: Yi-Suei Liao, Chien-Liang Chen, Chen-Lun Chiu, Hao-Chieh Lee, Kuan-Yu Chen
-
Publication number: 20100109088Abstract: The present disclosure provides a method including forming STI features in a silicon substrate, defining a first and a second active regions for a PFET and an NFET, respectively; forming a hard mask having an opening to expose the silicon substrate within the first active region; etching the silicon substrate through the opening to form a recess within the first active region; growing a SiGe layer in the recess such that a top surface of the SiGe layer within the first active region and a top surface of the silicon substrate within the second active region are substantially coplanar; forming metal gate material layers; patterning the metal gate material layers to form a metal gate stack on the SiGe layer within the first active region; and forming an eSiGe S/D stressor distributed in both the SiGe layer and the silicon substrate within the first active region.Type: ApplicationFiled: April 30, 2009Publication date: May 6, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jin-Aun Ng, Wen-Chih Yang, Chien-Liang Chen, Chung-Hau Fei, Maxi Chang, Bao-Ru Young, Harry Chuang
-
Patent number: 7683496Abstract: A misalignment detection device comprising a substrate, at least one integrated circuit (IC), and at least one detection unit is disclosed. The substrate comprises a first positioning pad and a second positioning pad adjacent to the first positioning pad. The integrated circuit is disposed on the substrate and comprises a first positioning bump and a second positioning bump adjacent to the first positioning bump. The first and second positioning bumps substantially correspond to the first and second positioning pads, respectively. The at least one detection unit is electrically coupled to the substrate, wherein the detection unit outputs a fault signal in response to a positioning shift occurring between the first and second positioning pads and the first and second positioning bumps.Type: GrantFiled: September 26, 2006Date of Patent: March 23, 2010Assignee: AU Optronics Corp.Inventors: Chun-Yu Lee, Shih-Ping Chou, Chien-Liang Chen, Wen-Hung Lai
-
Publication number: 20100052072Abstract: A semiconductor device and method for fabricating a semiconductor device is disclosed. The method includes providing semiconductor substrate having a first region and a second region, forming a high-k dielectric layer over the semiconductor substrate, forming a capping layer over the high-k dielectric layer, forming a metal layer over the capping layer, removing the metal layer and capping layer in the second region, forming a polysilicon layer over the metal layer in the first region and over the high-k dielectric layer in the second region, and forming an active device with the metal layer in the first region and forming a passive device without the metal layer in the second region.Type: ApplicationFiled: February 9, 2009Publication date: March 4, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chii-Horng Li, Po-Nien Chen, Chung-Hau Fei, Chien-Liang Chen, Wen-Chih Yang, Harry Chuang
-
Publication number: 20100044803Abstract: The present disclosure provides a semiconductor device that includes a semiconductor substrate and a transistor formed in the substrate. The transistor includes a gate stack having a high-k dielectric and metal gate, a sealing layer formed on sidewalls of the gate stack, the sealing layer having an inner edge and an outer edge, the inner edge interfacing with the sidewall of the gate stack, a spacer formed on the outer edge of the sealing layer, and a source/drain region formed on each side of the gate stack, the source/drain region including a lightly doped source/drain (LDD) region that is aligned with the outer edge of the sealing layer.Type: ApplicationFiled: February 20, 2009Publication date: February 25, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Hao Chen, Hao-Ming Lien, Ssu-Yi Li, Jun-Lin Yeh, Kang-Cheng Lin, Kuo-Tai Huang, Chii-Horng Li, Chien-Liang Chen, Chung-Hau Fei, Wen-Chih Yang, Jin-Aun Ng, Chi Hsin Chang, Chun Ming Lin, Harry Chuang
-
Publication number: 20100038692Abstract: An integrated circuit structure includes a semiconductor substrate, and a first and a second MOS device. The first MOS device includes a first gate dielectric over the semiconductor substrate, wherein the first gate dielectric is planar; and a first gate electrode over the first gate dielectric. The second MOS device includes a second gate dielectric over the semiconductor substrate; and a second gate electrode over the second gate dielectric. The second gate electrode has a height greater than a height of the first gate electrode. The second gate dielectric includes a planar portion underlying the second gate electrode, and sidewall portions extending on sidewalls of the second gate electrode.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Inventors: Harry Chuang, Mong Song Liang, Wen-Chih Yang, Chien-Liang Chen, Chii-Horng Li
-
Patent number: 7655984Abstract: A semiconductor device using a CESL (contact etch stop layer) to induce strain in, for example, a CMOS transistor channel, and a method for fabricating such a device. A stress-producing CESL, tensile in an n-channel device and compressive in a p-channel device, is formed over the device gate structure as a discontinuous layer. This may be done, for example, by depositing an appropriate CESL, then forming an ILD layer, and simultaneously reducing the ILD layer and the CESL to a desired level. The discontinuity preferably exposes the gate electrode, or the metal contact region formed on it, if present. The upper boundary of the CESL may be further reduced, however, to position it below the upper boundary of the gate electrode.Type: GrantFiled: June 12, 2007Date of Patent: February 2, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Liang Chen, Wen-Chih Yang, Chii-Horng Li, Harry Chuang
-
Publication number: 20090217069Abstract: A power management method for a multi-microprocessor system is provided. The multi-microprocessor system comprises a first microprocessor and a second microprocessor. The power management method comprises steps of receiving a power down instruction; transmitting a power down notice signal to the first microprocessor from the second microprocessor, transmitting a reply signal from the first microprocessor to the second microprocessor in response to the power down notice signal, and turning off power of the first microprocessor by the second microprocessor.Type: ApplicationFiled: January 8, 2009Publication date: August 27, 2009Applicant: MSTAR SEMICONDUCTOR, INC.Inventors: CHIEN-LIANG CHEN, CHIH HAO HU