Patents by Inventor Chin-An Chang
Chin-An Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240379413Abstract: A method for forming an interconnect structure is described. In some embodiments, the method includes forming a conductive layer, removing portions of the conductive layer to form a via portion extending upward from a bottom portion, forming a sacrificial layer over the via portion and the bottom portion, recessing the sacrificial layer to a level substantially the same or below a level of a top surface of the bottom portion, forming a first dielectric material over the via portion, the bottom portion, and the sacrificial layer, and removing the sacrificial layer to form an air gap adjacent the bottom portion.Type: ApplicationFiled: July 22, 2024Publication date: November 14, 2024Inventors: Cheng-Chin LEE, Cherng-Shiaw TSAI, Shao-Kuan LEE, Ting-Ya LO, Chi-Lin TENG, Hsiao-Kang CHANG, Kuang-Wei YANG, Hsin-Yen HUANG, Shau-Lin SHUE
-
Publication number: 20240379435Abstract: A method for making a semiconductor structure, including: forming a conductive layer; forming a patterned mask layer on the conductive layer; patterning the conductive layer to form a recess and a conductive feature; forming a first dielectric layer over the patterned mask layer and filling the recess with the first dielectric layer; patterning the first dielectric layer to form an opening; selectively forming a blocking layer in the opening; forming an etch stop layer to cover the first dielectric layer and exposing the blocking layer; forming on the etch stop layer a second dielectric layer; forming a second dielectric layer on the etch stop layer; patterning the second dielectric layer to form a through hole and exposing the conductive feature; and filling the through hole with an electrically conductive material to form an interconnect electrically connected to the conductive feature.Type: ApplicationFiled: July 23, 2024Publication date: November 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shao-Kuan LEE, Cheng-Chin LEE, Cherng-Shiaw TSAI, Ting-Ya LO, Chi-Lin TENG, Hsin-Yen HUANG, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Publication number: 20240379758Abstract: A semiconductor device structure and methods of forming the same are described. In some embodiments, the structure includes an N-type source/drain epitaxial feature disposed over a substrate, a P-type source/drain epitaxial feature disposed over the substrate, a first silicide layer disposed directly on the N-type source/drain epitaxial feature, and a second silicide layer disposed directly on the P-type source/drain epitaxial feature. The first and second silicide layers include a first metal, and the second silicide layer is substantially thicker than the first silicide layer. The structure further includes a third silicide layer disposed directly on the first silicide layer and a fourth silicide layer disposed directly on the second silicide layer. The third and fourth silicide layer include a second metal different from the first metal, and the third silicide layer is substantially thicker than the fourth silicide layer.Type: ApplicationFiled: May 11, 2023Publication date: November 14, 2024Inventors: Wei-Yip LOH, Hong-Mao LEE, Harry CHIEN, Po-Chin CHANG, Sung-Li WANG, Jhih-Rong HUANG, Tzer-Min SHEN, Chih-Wei CHANG
-
Publication number: 20240379416Abstract: A method for manufacturing a semiconductor device includes preparing an electrically conductive structure including a plurality of electrically conductive features, conformally forming a thermally conductive dielectric capping layer on the electrically conductive structure, conformally forming a dielectric coating layer on the thermally conductive dielectric capping layer, filling a sacrificial material into recesses among the electrically conductive features, recessing the sacrificial material to form sacrificial features in the recesses, forming a sustaining layer over the dielectric coating layer to cover the sacrificial features, and removing the sacrificial features to form air gaps covered by the sustaining layer. The thermally conductive dielectric capping layer has a thermal conductivity higher than that of the dielectric coating layer.Type: ApplicationFiled: July 23, 2024Publication date: November 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ting-Ya LO, Shao-Kuan LEE, Chi-Lin TENG, Cherng-Shiaw TSAI, Cheng-Chin LEE, Kuang-Wei YANG, Hsin-Yen HUANG, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Publication number: 20240379333Abstract: The present disclosure relates to a semiconductor device manufacturing system. The semiconductor device manufacturing system can include a chamber and an ion source in the chamber. The ion source can include an outlet. The ion source can be configured to generate a particle beam. The semiconductor device manufacturing system can further include a grid structure proximate to the outlet of the ion source and configured to manipulate the particle beam. A first portion of the grid structure can be electrically insulated from a second portion of the grid structure.Type: ApplicationFiled: July 23, 2024Publication date: November 14, 2024Applicant: Taiwan Semiconductor Manufacturing Company, LTD.Inventors: Jung-Hao Chang, Po-Chin CHANG, Pinyen LIN, Li-Te LIN
-
Patent number: 12142220Abstract: A display may have an array of pixels each of which has a light-emitting diode such as an organic light-emitting diode. A drive transistor and an emission transistor may be coupled in series with the light-emitting diode of each pixel between a positive power supply and a ground power supply. The pixels may include first and second switching transistors. A data storage capacitor may be coupled between a gate and source of the drive transistor in each pixel. Signal lines may be provided in columns of pixels to route signals such as data signals, sensed drive currents from the drive transistors, and predetermined voltages between display driver circuitry and the pixels. The switching transistors, emission transistors, and drive transistors may include semiconducting-oxide transistors and silicon transistors and may be n-channel transistors or p-channel transistors.Type: GrantFiled: December 7, 2023Date of Patent: November 12, 2024Assignee: Apple Inc.Inventors: Chin-Wei Lin, Hung Sheng Lin, Shih Chang Chang, Shinya Ono
-
Patent number: 12143823Abstract: A method for implementing requests from an app by a SIM in a mobile phone comprises the steps of: binding an app to a BIP server by a mobile phone; delivering a request command to the BIP server from the mobile phone; converting the request command to an APDU format, packing the converted request command in the APDU format in a request packet, and delivering the request packet to an IP of a SIM by the BIP server; receiving and unpacking the request packet to have the converted request command, and providing the converted request command to the SIM; executing the request command to have a result by the SIM; delivering the result in a response packet to the BIP server via the mobile network relayed; unpacking the response packet to fetch the result, and delivering the result to the mobile phone for the app by the BIP server.Type: GrantFiled: May 26, 2022Date of Patent: November 12, 2024Assignee: Taisys Technologies Co., Ltd.Inventors: Chun Hsin Ho, Chih Nung Wang, Chien Chou Chen, Chin Chang Wu
-
Patent number: 12142845Abstract: The present disclosure relates to a compact antenna system within a dielectric housing of an electronic device, capable of achieving improved reflection performance. The antenna system includes a ground plane and an antenna PCB. An antenna microstrip feed on a side of the antenna PCB comprises a first part of a radiating antenna element. The antenna PCB is connected to the ground plane by a central conductor of a coaxial cable which forms a ground path. An outer conductor of the coaxial cable carries RF signals to the antenna PCB, allowing the RF signals to freely radiate along a length of the coaxial cable and acting as a second part of the radiating antenna element. The coaxial cable does not interfere with, and can even enhance a radiation pattern of the antenna microstrip feed.Type: GrantFiled: February 17, 2023Date of Patent: November 12, 2024Assignee: Hewlett-Packard Development Company, L.P.Inventors: Yung-Chang Wei, Chin-Hung Ma, I-Chen Lin, Po Chao Chen
-
Publication number: 20240371764Abstract: An interconnect structure includes a dielectric layer, a conductive feature, a conductive layer, a capping layer, a support layer and an etch stop layer. The conductive feature is disposed in the dielectric layer. A first portion of the conductive layer is disposed over the first conductive feature, and a second portion of the conductive layer is disposed over the dielectric layer. A first portion of the capping layer is in contact with the first portion of the conductive layer, a second portion of the capping layer is in contact with the second portion of the conductive layer, and a third portion of the capping layer is in contact with the dielectric layer. An air gap is defined by the support layer and the capping layer. The etch stop layer is disposed over the second portion of the conductive layer, the second portion of the capping layer and the support layer.Type: ApplicationFiled: July 15, 2024Publication date: November 7, 2024Inventors: Hsin-Yen HUANG, Ting-Ya LO, Shao-Kuan LEE, Chi-Lin TENG, Cheng-Chin LEE, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Publication number: 20240372344Abstract: A power supply has a housing, a circuit board, a wire, and a wire securing assembly. The wire securing assembly has a base plate and a securing structure. The securing structure has a first plate and a second plate. A side edge of the first plate is connected to the base plate. The second plate is spaced apart from the first plate. The wire is mounted through and between the first plate and the second plate. The wire securing assembly is modified from the current insulating part, in which the original side plate extends and forms an additional part, or a bent structure is added on the original side plate, and thus the additional structures become the securing structure. Thus, the wire is prevented from moving under vibration or external force and contacting the blades of the fan, or keeps in a position in compliance with safety requirements.Type: ApplicationFiled: November 9, 2023Publication date: November 7, 2024Inventors: Cheng-Chia LIN, Yueh-Feng LI, Yu-Hsuan TING, Nung-Chin KAO, Chih-Wei CHANG
-
Patent number: 12136650Abstract: A high voltage device includes: a semiconductor layer, a well, a body region, a body contact, a gate, a source, and a drain. The body contact is configured as an electrical contact of the body region. The body contact and the source overlap with each other to define an overlap region. The body contact has a depth from an upper surface of the semiconductor layer, wherein the depth is deeper than a depth of the source, whereby a part of the body contact is located vertically below the overlap region. A length of the overlap region in a channel direction is not shorter than a predetermined length, so as to suppress a parasitic bipolar junction transistor from being turning on when the high voltage device operates, wherein the parasitic bipolar junction transistor is formed by a part of the well, a part of the body region and a part of the source.Type: GrantFiled: April 11, 2022Date of Patent: November 5, 2024Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Wen Hsiung, Chun-Lung Chang, Kun-Huang Yu, Kuo-Chin Chiu, Wu-Te Weng
-
Publication number: 20240363528Abstract: A semiconductor structure includes a substrate with a conductive structure thereon, a first dielectric layer, a conductive feature and a second dielectric layer. The first dielectric layer is disposed on the substrate. The conductive feature is formed in the first dielectric layer and is electrically connected to the conductive structure. The second dielectric layer is formed on the first dielectric layer and is disposed adjacent to the conductive feature. The first dielectric layer and the second dielectric layer are made of different materials.Type: ApplicationFiled: July 11, 2024Publication date: October 31, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Chin LEE, Shao-Kuan LEE, Hsin-Yen HUANG, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Publication number: 20240363721Abstract: A semiconductor device and methods of fabricating the same are disclosed. The method can include forming a fin structure on a substrate, forming a source/drain (S/D) region on the fin structure, forming a gate structure on the fin structure adjacent to the S/D region, and forming a capping structure on the gate structure. The forming the capping structure includes forming a conductive cap on the gate structure, forming a cap liner on the conductive cap, and forming a carbon-based cap on the cap liner. The method further includes forming a first contact structure on the S/D region, forming an insulating cap on the first contact structure, and forming a second contact structure on the conductive cap.Type: ApplicationFiled: July 12, 2024Publication date: October 31, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Chin CHANG, Ming-Huan TSAI, Li-Te LIN, Pinyen LIN
-
Publication number: 20240363400Abstract: A method for manufacturing a semiconductor device includes: forming a first feature and a second feature extending in a normal direction transverse to a substrate; directionally depositing a dielectric material upon the features at an inclined angle relative to the normal direction so as to form a cap layer including a top portion disposed on a top surface of each of the features, and two opposite wall portions extending downwardly from two opposite ends of the top portion to partially cover two opposite lateral surfaces of each of the features, respectively, the cap layer on the first feature being spaced apart from the cap layer on the second feature; forming a sacrificial feature in a recess between the features; forming a sustaining layer to cover the sacrificial feature; and removing the sacrificial feature to form an air gap.Type: ApplicationFiled: July 5, 2024Publication date: October 31, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Chin LEE, Ting-Ya LO, Chi-Lin TENG, Cherng-Shiaw TSAI, Shao-Kuan LEE, Kuang-Wei YANG, Gary LIU, Hsin-Yen HUANG, Hsiao-Kang CHANG, Shau-Lin SHUE
-
Publication number: 20240356091Abstract: Battery systems and related methods are provided in which a single battery system may be implemented to have an asymmetric configuration of multiple battery cell blocks that each have the same block charge capacity, and in which all of the battery cell blocks of the single battery system taken together form the asymmetric configuration of multiple battery cell blocks. Each of the multiple battery cell blocks of a single battery system (e.g., battery pack) may be configured with one or more battery cells, the multiple battery cell blocks may be electrically coupled together in series, and at least a first one of the multiple battery cell blocks may have a first internal battery cell configuration that is different from a second internal battery cell configuration of at least a second one of the other multiple battery cell blocks of the same battery system.Type: ApplicationFiled: April 20, 2023Publication date: October 24, 2024Inventors: Rick C. Thompson, Jui Chin Fang, Wen-Yung Chang
-
Publication number: 20240356152Abstract: A battery module includes a housing, a cell set disposed inside the housing and at least one baffle assembly. The cell set and the housing defines at least one flame guiding channel. The baffle assembly is perpendicular to the flame guiding channel, and has at least slit communicating to the flame guiding channel, which generates routes of compression and expansion for cooling an airflow of a be expelled combustible gas.Type: ApplicationFiled: April 18, 2024Publication date: October 24, 2024Inventors: Chia-Chun CHANG, Cheng-Chin CHOU, Chao-Kai WANG
-
Patent number: 12125202Abstract: In a method for promoting timely collection of cells being cultured in a vessel, image of the vessel and contents is obtained. A cell counting result, a sum of areas of unoccupied background regions, and a sum of area of cell-occupied regions are obtained based on the image. A specified cell collection range is obtained based on expected culturing time. A collection promoting instruction is generated when the cell counting result is in the specified cell collection range or when the sum of areas of unoccupied background regions is less than the specified cell collection area threshold value. A system applying the method is also provided.Type: GrantFiled: May 19, 2022Date of Patent: October 22, 2024Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Yueh Chang, Chin-Pin Kuo
-
Publication number: 20240345472Abstract: A method for preparing a pellicle assembly includes reducing the thickness of one or more initial membrane(s) to obtain a pellicle membrane. The pellicle membrane is then affixed to a mounting frame to obtain the pellicle assembly. Compressive pressure can be applied to reduce the thickness of the initial membrane(s). Alternatively, the thickness can be reduced by stretching the initial membrane(s) to obtain an extended membrane. A mounting frame is then affixed to a portion of the extended membrane. The mounting frame and the portion of the extended membrane are then separated from the remainder of the extended membrane to obtain the pellicle assembly. The resulting pellicle assemblies include a pellicle membrane that is attached to a mounting frame. The pellicle membrane can be formed from nanotubes and has a combination of high transmittance, low deflection, and small pore size.Type: ApplicationFiled: June 24, 2024Publication date: October 17, 2024Inventors: Hsin-Chang Lee, Pei-Cheng Hsu, Ta-Cheng Lien, Li-Jui Chen, Tsai-Sheng Gau, Chin-Hsiang Lin
-
Publication number: 20240345471Abstract: A pellicle for an EUV photo mask includes a membrane attached to a frame. The membrane includes nanotubes, Ru—O—X catalyst structures partially covering a surface of each nanotube, and a protection layer to cover the Ru—O—X catalyst structures and the surface of each nanotube. X is a metal element of Mo, Ti, Zr or Nb. The Ru—O—X catalyst structures include first nano-particles of a X-containing material formed on the surface of each nanotube, and second nano-particles of a Ru-containing material formed on the first nano-particles, thereby forming catalysts or catalyst bridges. The pellicle advantageously has high EUV light transmittance and improved endurance against attacking particles (such as hydrogen particles), thereby having prolonged lifetime.Type: ApplicationFiled: April 12, 2023Publication date: October 17, 2024Inventors: Pei-Cheng HSU, Hsin-Chang LEE, Huan-Ling LEE, Chin-Hsiang LIN
-
Publication number: 20240332070Abstract: A method according to the present disclosure includes receiving a workpiece that includes a first conductive feature embedded in a first dielectric layer, selectively depositing a capping layer over the first conductive feature, depositing a first etch stop layer (ESL) over the capping layer, depositing a glue layer over the first ESL, depositing a second ESL over the glue layer, depositing a second dielectric layer over the second ESL, forming an opening through the second dielectric layer, the second ESL, the glue layer, and the first ESL to expose the capping layer, and forming a second conductive feature in the opening. A density of the second ESL is greater than a density of the first ESL.Type: ApplicationFiled: July 10, 2023Publication date: October 3, 2024Inventors: Yen Ju Wu, Kai-Fang Cheng, Cheng-Chin Lee, Hsiao-Kang Chang, Hsin-Yen Huang