Patents by Inventor Christian Russ
Christian Russ has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8664720Abstract: In one embodiment, the semiconductor device includes a first source of a first doping type disposed in a substrate. A first drain of the first doping type is disposed in the substrate. A first gate region is disposed between the first source and the first drain. A first channel region of a second doping type is disposed under the first gate region. The second doping type is opposite to the first doping type. A first extension region of the first doping type is disposed between the first gate and the first drain. The first extension region is part of a first fin disposed in or over the substrate. A first isolation region is disposed between the first extension region and the first drain. A first well region of the first doping type is disposed under the first isolation region. The first well region electrically couples the first extension region with the first drain.Type: GrantFiled: August 25, 2010Date of Patent: March 4, 2014Assignee: Infineon Technologies AGInventors: Mayank Shrivastava, Maryam Shojaei Baghini, Cornelius Christian Russ, Harald Gossner, Ramgopal Rao
-
Patent number: 8654491Abstract: Some embodiments relate to an electrostatic discharge (ESD) protection device. The ESD protection device includes a first electrical path extending between the first and second circuit nodes and including a trigger element. A second electrical path extends between the first and second circuit nodes. The second electrical path includes a shunt element. A switching element is configured to trigger current flow through the shunt element based on both a state of the trigger element and a state of the switching element.Type: GrantFiled: April 2, 2012Date of Patent: February 18, 2014Assignee: Intel Mobile Communications GmbHInventors: Mayank Shrivastava, Christian Russ, Harald Gossner
-
Publication number: 20140015010Abstract: In an embodiment of the invention, a semiconductor device includes a first region having a first doping type, a channel region having the first doping type disposed in the first region, and a retrograde well having a second doping type. The second doping type is opposite to the first doping type. The retrograde well has a shallower layer with a first peak doping and a deeper layer with a second peak doping higher than the first peak doping. The device further includes a drain region having the second doping type over the retrograde well. An extended drain region is disposed in the retrograde well, and couples the channel region with the drain region. An isolation region is disposed between a gate overlap region of the extended drain region and the drain region. A length of the drain region is greater than a depth of the isolation region.Type: ApplicationFiled: September 16, 2013Publication date: January 16, 2014Inventors: Mayank Shrivastava, Cornelius Christian Russ, Harald Gossner, Ramgopal Rao
-
Publication number: 20130264645Abstract: An ESD protection device includes an MOS transistor with a source region, drain region and gate region. A node designated for ESD protection is electrically coupled to the drain. A diode is coupled between the gate and source, wherein the diode would be reverse biased if the MOS transistor were in the active operating region.Type: ApplicationFiled: June 4, 2013Publication date: October 10, 2013Inventors: Cornelius Christian Russ, David Alvarez
-
Publication number: 20130264646Abstract: An ESD protection device includes an MOS transistor with a source region, drain region and gate region. A node designated for ESD protection is electrically coupled to the drain. A diode is coupled between the gate and source, wherein the diode would be reverse biased if the MOS transistor were in the active operating region.Type: ApplicationFiled: June 4, 2013Publication date: October 10, 2013Inventors: Cornelius Christian Russ, David Alvarez
-
Publication number: 20130258534Abstract: Some embodiments relate to an electrostatic discharge (ESD) protection device. The ESD protection device includes a first electrical path extending between the first and second circuit nodes and including a trigger element. A second electrical path extends between the first and second circuit nodes. The second electrical path includes a shunt element. A switching element is configured to trigger current flow through the shunt element based on both a state of the trigger element and a state of the switching element.Type: ApplicationFiled: April 2, 2012Publication date: October 3, 2013Applicant: Intel Mobile Communications GmbHInventors: Mayank Shrivastava, Christian Russ, Harald Gossner
-
Publication number: 20130250461Abstract: Some embodiments relate to an electrostatic discharge (ESD) protection device to protect a circuit from an ESD event. The ESD protection device includes first and second trigger elements. Upon detecting an ESD pulse, the first trigger element provides a first trigger signal having a first pulse length. The second trigger element, upon detecting the ESD pulse, provides a second trigger signal having a second pulse length. The second pulse length is different from the first pulse length. A primary shunt shunts power of the ESD pulse away from the ESD susceptible circuit based on the first trigger signal. A current control element selectively pumps current due to the ESD pulse into a substrate of the primary shunt based on the second trigger signal.Type: ApplicationFiled: March 26, 2012Publication date: September 26, 2013Applicant: Intel Mobile Communications GmbHInventors: Mayank Shrivastava, Christian Russ, Harald Gossner
-
Publication number: 20130240992Abstract: An ESD protection element may include: a fin structure including a first connection region having a first conductivity type, a second connection region having a second conductivity type, first and second body regions formed between the connection regions, the first body region having the second conductivity type and formed adjacent to the first connection region, the second body region having the first conductivity type and formed adjacent to the second connection region, the body regions having a lower dopant concentration than the connection regions, a diffusion region formed between the body regions and having substantially the same dopant concentration as at least one of the first and second connection regions; a gate region on or above the first body region or the second body region; a gate control device electrically coupled to the gate region and configured to control at least one electrical potential applied to the gate region.Type: ApplicationFiled: May 10, 2013Publication date: September 19, 2013Applicant: Infineon Technologies AGInventors: Harald Gossner, Christian Russ
-
Patent number: 8536648Abstract: In an embodiment of the invention, a semiconductor device includes a first region having a first doping type, a channel region having the first doping type disposed in the first region, and a retrograde well having a second doping type. The second doping type is opposite to the first doping type. The retrograde well has a shallower layer with a first peak doping and a deeper layer with a second peak doping higher than the first peak doping. The device further includes a drain region having the second doping type over the retrograde well. An extended drain region is disposed in the retrograde well, and couples the channel region with the drain region. An isolation region is disposed between a gate overlap region of the extended drain region and the drain region. A length of the drain region is greater than a depth of the isolation region.Type: GrantFiled: February 3, 2011Date of Patent: September 17, 2013Assignees: Infineon Technologies AG, Indian Institute of Technology BombayInventors: Mayank Shrivastava, Cornelius Christian Russ, Harald Gossner, Ramgopal Rao
-
Patent number: 8531807Abstract: Embodiments of this disclosure relate to electrostatic discharge (ESD) protection techniques. For example, some embodiments include a variable resistor that selectively shunts power of an incoming ESD pulse from a first circuit node to a second circuit node and away from a semiconductor device. A control voltage provided to the variable resistor causes the transistor to change between a fully-off mode where only sub-threshold current, if any, flows; a fully-on mode wherein a maximum amount of current flows; and an analog mode wherein an intermediate and time-varying amount of current flows. In particular, the analog mode allows the ESD protection device to shunt power more precisely than previously achievable, such that the ESD protection device can protect semiconductor devices from ESD pulses.Type: GrantFiled: November 14, 2012Date of Patent: September 10, 2013Assignee: Infineon Technologies AGInventors: Wolfgang Soldner, Gernot Langguth, Christian Russ, Harald Gossner
-
Publication number: 20130229223Abstract: One embodiment of the present invention relates to a silicon-controlled-rectifier (SCR). The SCR includes a longitudinal silicon fin extending between an anode and a cathode and including a junction region there between. One or more first transverse fins traverses the longitudinal fin at one or more respective tapping points positioned between the anode and the junction region. Other devices and methods are also disclosed.Type: ApplicationFiled: March 5, 2012Publication date: September 5, 2013Applicant: Intel Mobile Communications GmbHInventors: Mayank Shrivastava, Christian Russ, Harald Gossner
-
Patent number: 8482071Abstract: An ESD protection device includes an MOS transistor with a source region, drain region and gate region. A node designated for ESD protection is electrically coupled to the drain. A diode is coupled between the gate and source, wherein the diode would be reverse biased if the MOS transistor were in the active operating region.Type: GrantFiled: April 8, 2011Date of Patent: July 9, 2013Assignee: Infineon Technologies AGInventors: Cornelius Christian Russ, David Alvarez
-
Patent number: 8476709Abstract: An ESD protection device includes an MOS transistor with a source region, drain region and gate region. A node designated for ESD protection is electrically coupled to the drain. A diode is coupled between the gate and source, wherein the diode would be reverse biased if the MOS transistor were in the active operating region.Type: GrantFiled: August 24, 2006Date of Patent: July 2, 2013Assignee: Infineon Technologies AGInventors: Cornelius Christian Russ, David Alvarez
-
Patent number: 8476711Abstract: A gate controlled fin resistance element for use as an electrostatic discharge (ESD) protection element in an electrical circuit has a fin structure having a first connection region, a second connection region and a channel region formed between the first and second connection regions. Furthermore, the fin resistance element has a gate region formed at least over a part of the surface of the channel region. The gate region is electrically coupled to a gate control device, which gate control device controls an electrical potential applied to the gate region in such a way that the gate controlled fin resistance element has a high electrical resistance during a first operating state of the electrical circuit and a lower electrical resistance during a second operating state, which is characterized by the occurrence of an ESD event.Type: GrantFiled: July 21, 2008Date of Patent: July 2, 2013Assignee: Infineon Technologies AGInventors: Harald Gossner, Christian Russ
-
Patent number: 8471292Abstract: A semiconductor device includes an SCR ESD device region disposed within a semiconductor body, and a plurality of first device regions of the first conductivity type disposed on a second device region of the second conductivity type, where the second conductivity type is opposite the first conductivity type. Also included is a plurality of third device regions having a sub-region of the first conductivity type and a sub-region of the second conductivity type disposed on the second device region. The first regions and second regions are distributed such that the third regions are not directly adjacent to each other. A fourth device region of the first conductivity type adjacent to the second device region and a fifth device region of the second conductivity type disposed within the fourth device region are also included.Type: GrantFiled: May 4, 2012Date of Patent: June 25, 2013Assignee: Infineon Technologies AGInventors: Krzysztof Domanski, Cornelius Christian Russ, Kai Esmark
-
Patent number: 8455949Abstract: An ESD protection element for use in an electrical circuit having a fin structure or a fully depleted silicon-on-insulator structure. The fin structure or the fully depleted silicon-on-insulator structure contains a first connection region having a first conductivity type; a second connection region having a second conductivity type, which is opposite to the first conductivity type; and also a plurality of body regions which are formed alongside one another and which are formed between the first connection region and the second connection region. The body regions alternately have the first conductivity type and the second conductivity type. The ESD protection element has at least one gate region formed on or above at least one of the plurality of body regions, and also at least one gate control device which is electrically coupled to the at least one gate region.Type: GrantFiled: May 11, 2007Date of Patent: June 4, 2013Assignee: Infineon Technologies AGInventors: Harald Gossner, Christian Russ
-
Patent number: 8456785Abstract: An embodiment semiconductor device has a first device region disposed on a second device region within an ESD device region disposed within a semiconductor body. Also included is a third device region disposed on the second device region, a fourth device region adjacent to the second device region, a fifth device region disposed within the fourth device region, and a sixth device region adjacent to the fourth device region. The first and fourth regions have a first semiconductor type, and the second, third, fifth and sixth regions have a second conductivity type opposite the first conductivity type. An interface between the fourth device region and the sixth device region forms a diode junction. The first, second, fourth and fifth device regions form a silicon controlled rectifier.Type: GrantFiled: October 25, 2010Date of Patent: June 4, 2013Assignee: Infineon Technologies AGInventors: Krzysztof Domanski, Cornelius Christian Russ, David Alvarez, Wolfgang Soldner
-
Patent number: 8455947Abstract: This disclosure relates to devices and methods relating to coupled first and second device portions.Type: GrantFiled: February 18, 2009Date of Patent: June 4, 2013Assignee: Infineon Technologies AGInventors: Mayank Shrivastava, Cornelius Christian Russ, Harald Gossner, Ramgopal Rao, Maryam Shojaei Baghini
-
Patent number: 8450156Abstract: In a method for producing a thyristor, first and second connection regions are formed on or above a substrate; the first connection region is doped with dopant atoms of a first conductivity type and the second connection region is doped with dopant atoms of a second conductivity type; first and second body regions are formed between the connection regions, wherein the first body region is formed between the first connection region and second body region, and the second body region is formed between the first body region and second connection region; the first body region is doped with dopant atoms of the second conductivity type and the second body region is doped with dopant atoms of the first conductivity type, wherein the dopant atoms are in each case introduced into the respective body region using a Vt implantation method; a gate region is formed on or above the body regions.Type: GrantFiled: May 29, 2012Date of Patent: May 28, 2013Assignee: Infineon Technologies AGInventors: Harald Gossner, Thomas Schulz, Christian Russ, Gerhard Knoblinger
-
Patent number: 8431972Abstract: An ESD protection device includes a semiconductor body, a gate formed over a channel in the semiconductor body, the channel being doped with a first concentration of dopants of a first conductivity type. A first source/drain region is formed on the surface of the semiconductor body adjacent to a first edge of the gate, wherein the first source/drain region is doped with a dopant of a second conductivity type opposite the first conductivity type, and at least a portion of the first source/drain region is doped with a dopant of the first conductivity type. The concentration of the second conductivity type dopant exceeds the concentration of the first conductivity type dopant, and the concentration of the first conductivity type dopant in the first source/drain exceeds the first concentration.Type: GrantFiled: December 13, 2006Date of Patent: April 30, 2013Assignee: Infineon Technologies AGInventors: David Alvarez, Richard Lindsay, Manfred Eller, Cornelius Christian Russ