Patents by Inventor Chun-Chen Chen
Chun-Chen Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137709Abstract: An electro-acoustical transducer device is disclosed, which includes: a hollow disk body that generally defines an axis of propagation, the hollow disk body comprising: a pair of plate members extending substantially perpendicular to the axis of propagation, each provided with a central transmitting port arranged about the axis of propagation, and a peripheral enclosure jointing the pair of plate members at the respective outer edge portions thereof, thereby defining a chamber of resonance between the pair of plate members; wherein a ring-opening about the axis of propagation that enables access to the chamber of resonance is formed between the central transmitting ports of the plate members.Type: ApplicationFiled: April 27, 2023Publication date: April 25, 2024Inventors: YU-CHEN CHEN, CHUN-KAI CHAN, HSU-HSIANG CHENG, MING-CHING CHENG
-
Publication number: 20240128151Abstract: A package structure includes a bonding substrate, an integrated circuit, and a heat sink metal. The integrated circuit includes an active region facing the bonding substrate. The heat sink metal is located between the bonding substrate and the active region of the integrated circuit. The heat sink metal is electrically insulated with the integrated circuit.Type: ApplicationFiled: October 16, 2023Publication date: April 18, 2024Inventors: Chun-Yen PENG, Kuo-Bin HONG, Shih-Chen CHEN, Hao-Chung KUO
-
Patent number: 11935894Abstract: An integrated circuit device includes a device layer having devices spaced in accordance with a predetermined device pitch, a first metal interconnection layer disposed above the device layer and coupled to the device layer, and a second metal interconnection layer disposed above the first metal interconnection layer and coupled to the first metal interconnection layer through a first via layer. The second metal interconnection layer has metal lines spaced in accordance with a predetermined metal line pitch, and a ratio of the predetermined metal line pitch to predetermined device pitch is less than 1.Type: GrantFiled: November 4, 2022Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Fong-yuan Chang, Chun-Chen Chen, Po-Hsiang Huang, Lee-Chung Lu, Chung-Te Lin, Jerry Chang Jui Kao, Sheng-Hsiung Chen, Chin-Chou Liu
-
Publication number: 20240088899Abstract: A logic cell structure includes a first portion, a second portion and a third portion. The first portion, arranged to be a first layout of a first semiconductor element, is placed in a first cell row of a substrate area extending in a first direction. The second portion, arranged to be a second layout of a second semiconductor element, is placed in a second cell row of the substrate area. The third portion is arranged to be a third layout of an interconnecting path used for coupling the first semiconductor element and the second semiconductor element. The first, second and third portions are bounded by a bounding box with a height in a second direction and a width in the first direction. Respective centers of the first portion and the second portion are arranged in a third direction different from each of the first direction and the second direction.Type: ApplicationFiled: November 24, 2023Publication date: March 14, 2024Inventors: SHAO-HUAN WANG, CHUN-CHEN CHEN, SHENG-HSIUNG CHEN, KUO-NAN YANG
-
Publication number: 20240088001Abstract: A semiconductor device package includes a carrier, an electronic component, a connection element and an encapsulant. The electronic component is disposed on a surface of the carrier. The connection element is disposed on the surface and adjacent to an edge of the carrier. The encapsulant is disposed on the surface of the carrier. A portion of the connection element is exposed from an upper surface and an edge of the encapsulant.Type: ApplicationFiled: September 19, 2023Publication date: March 14, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-Lin HO, Chih-Cheng LEE, Chun Chen CHEN, Cheng Yuan CHEN
-
Publication number: 20240079965Abstract: An LLC resonant converter includes a switching circuit for converting a DC voltage into switching signal, a resonant tank coupled to the switching circuit to receive the switching signal and to provide a primary current, a transformer circuit coupled to the resonant tank. The transformer circuit includes a plurality of separated transformers, each has a primary side and a secondary side windings disposed on the PCB, where the primary side winding of each transformer can be selected to couple in series or in parallel with the primary side winding of other transformers to form a dynamically varied equivalent primary side winding, maintaining the turns ratio to fine-tune the resonant tank. The gain curve of the LLC converter can be adjusted by electrically coupling an external excitation inductor, a resonant capacitor or a resonant inductor to the resonant tank, according to the demand of output current.Type: ApplicationFiled: October 15, 2022Publication date: March 7, 2024Inventors: Chun-Chen Chen, Jian-Hsieng Lee, Yao-Chun Tung
-
Publication number: 20240079953Abstract: An LLC resonant converter with variable resonant tank includes a switching circuit for converting a DC voltage into switching signal, a variable resonant tank coupled to the switching circuit for receiving the switching signal to provide a primary current, a transformer circuit having a primary and a secondary side winding, and a rectifying/filtering circuit to rectifying and filtering a secondary current. The variable resonant tank is coupled between the switching circuit and the transformer circuit, which includes a variable resonant inductor, a magnetizing inductance and a resonant capacitor coupled in series for dynamically adjusting the gain curve of the LLC resonant converter according to the demand of the output current.Type: ApplicationFiled: October 15, 2022Publication date: March 7, 2024Inventors: Chun-Chen Chen, Yao-Chun Tung, Jian-Hsieng Lee
-
Publication number: 20240079952Abstract: An LLC resonant converter with variable turns ratio includes a switching circuit coupled to a DC input voltage for converting the DC voltage into switching signal, a resonant tank coupled to the switching circuit and configured to receive the switching signal to provide a primary current, a transformer circuit coupled to the resonant tank. The transformer circuit includes a plurality of separated transformers, each has a primary side winding and a side secondary side winding, where individual transformer has different turns of primary side winding, which can be dynamically selected to couple with the primary side winding of other transformers in series or in parallel to form a dynamically changing equivalent primary side winding, so that the turns ratio in the transformer circuit can be dynamically changed accordingly.Type: ApplicationFiled: October 15, 2022Publication date: March 7, 2024Inventors: Chun-Chen Chen, Jian-Hsieng Lee, Yao-Chun Tung
-
Publication number: 20240020451Abstract: An integrated circuit layout is provided. The integrated circuit layout includes one or more first cell rows partially extending across a space arranged for an integrated circuit layout along a first direction. Each of the one or more first cell rows has a first height along a second direction perpendicular to the first direction. The integrated circuit layout includes one or more third cell rows partially extending across the space along the first direction. Each of the one or more third cell rows has a second height along the second direction, the second height different from the first height.Type: ApplicationFiled: July 28, 2023Publication date: January 18, 2024Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Sheng-Hsiung Chen, Chun-Chen Chen, Shao-huan Wang, Kuo-Nan Yang, Chung-Hsing Wang, Ren-Zheng Liao, Meng-Xiang Lee
-
Patent number: 11855632Abstract: A logic cell structure includes a first portion, a second portion and a third portion. The first portion, arranged to be a first layout of a first semiconductor element, is placed in a first cell row of a substrate area extending in a first direction. The second portion, arranged to be a second layout of a second semiconductor element, is placed in a second cell row of the substrate area. The third portion is arranged to be a third layout of an interconnecting path used for coupling the first semiconductor element and the second semiconductor element. The first, second and third portions are bounded by a bounding box with a height in a second direction and a width in the first direction. Respective centers of the first portion and the second portion are arranged in a third direction different from each of the first direction and the second direction.Type: GrantFiled: December 8, 2020Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shao-Huan Wang, Chun-Chen Chen, Sheng-Hsiung Chen, Kuo-Nan Yang
-
Publication number: 20230322115Abstract: A detection circuit for control pilot abnormality of a DC charging pile, which is electrically connected to a control pilot signal generating circuit and a control circuit, providing instant protection for the DC charging pile while control pilot (CP) abnormality been detected. The detection circuit includes a control pilot (CP) signal potential discrimination module, a charging-discharging module electrically connected to the CP signal potential discrimination module, and a controller protection triggering module electrically connected to the charging-discharging module, wherein the CP signal potential discrimination module justifies the voltage level of the input CP signals been input, activates the charging-discharging module to charge the CP signals to a steady-state voltage higher than a predetermined voltage level within a certain time period, and activates the controller protection trigger module to provide instant protection for the DC charging pile.Type: ApplicationFiled: May 1, 2022Publication date: October 12, 2023Inventors: Sheng-Wen Sung, Jian-Hsieng Lee, Chun-Chen Chen
-
Publication number: 20230326878Abstract: A semiconductor device package and a method for manufacturing a semiconductor device package are provided. The semiconductor device package includes a substrate, a clip, and a support structure. The clip is disposed on the substrate. The clip includes a first portion and a second portion separated from each other by a slit. The support structure is above the substrate and supports the clip. The support structure has a first surface and a second surface facing the first surface, and the first surface and the second surface define a gap.Type: ApplicationFiled: June 13, 2023Publication date: October 12, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chia Hsiu HUANG, Chun Chen CHEN, Wei Chih CHO, Shao-Lun YANG
-
Publication number: 20230298985Abstract: A semiconductor device package includes a carrier, an electronic component and a connector. The electronic component is disposed on the carrier. The connector is disposed on the carrier and electrically connected to the electronic component. A S 11 parameter of the connector is less than ?20 dB.Type: ApplicationFiled: May 23, 2023Publication date: September 21, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Yuanhao YU, Cheng Yuan CHEN, Chun Chen CHEN, Jiming LI, Chien-Wen TU
-
Patent number: 11764137Abstract: A semiconductor device package includes a carrier, an electronic component, a connection element and an encapsulant. The electronic component is disposed on a surface of the carrier. The connection element is disposed on the surface and adjacent to an edge of the carrier. The encapsulant is disposed on the surface of the carrier. A portion of the connection element is exposed from an upper surface and an edge of the encapsulant.Type: GrantFiled: January 4, 2021Date of Patent: September 19, 2023Inventors: Cheng-Lin Ho, Chih-Cheng Lee, Chun Chen Chen, Cheng Yuan Chen
-
Patent number: 11748542Abstract: An integrated circuit layout is provided. The integrated circuit layout includes one or more first cell rows partially extending across a space arranged for an integrated circuit layout along a first direction. Each of the one or more first cell rows has a first height along a second direction perpendicular to the first direction. The integrated circuit layout includes one or more third cell rows partially extending across the space along the first direction. Each of the one or more third cell rows has a second height along the second direction, the second height different from the first height.Type: GrantFiled: January 17, 2020Date of Patent: September 5, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Sheng-Hsiung Chen, Chun-Chen Chen, Shao-huan Wang, Kuo-Nan Yang, Chung-Hsing Wang, Ren-Zheng Liao, Meng-Xiang Lee
-
Patent number: 11727185Abstract: A system includes a non-transitory computer readable medium configured to store instructions thereon. The system further includes a processor connected to the non-transitory computer readable medium. The processor is configured to execute the instruction for comparing a size of a via pillar structure of a first layout pattern of a plurality of layout patterns with a size of a via pillar structure of a second layout pattern of the plurality of layout patterns, wherein each of the plurality of layout patterns meets an electromigration (EM) rule. The processor is further configured to execute the instructions for replacing, in a layout design, the first layout pattern with the second layout pattern in response to the size of the via pillar structure of the second layout pattern being less than the size of the via pillar structure of the first layout pattern.Type: GrantFiled: July 26, 2022Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shao-Huan Wang, Sheng-Hsiung Chen, Wen-Hao Chen, Chun-Chen Chen, Hung-Chih Ou
-
Publication number: 20230253396Abstract: The present disclosure describes an example method for routing a standard cell with multiple pins. The method can include modifying a dimension of a pin of the standard cell, where the pin is spaced at an increased distance from a boundary of the standard cell than an original position of the pin. The method also includes routing an interconnect from the pin to a via placed on a pin track located between the pin and the boundary and inserting a keep out area between the interconnect and a pin from an adjacent standard cell. The method further includes verifying that the keep out area separates the interconnect from the pin from the adjacent standard cell by at least a predetermined distance.Type: ApplicationFiled: April 13, 2023Publication date: August 10, 2023Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Fong-yuan CHANG, Chun-Chen CHEN, Sheng-Hsiung CHEN, Ting-Wei CHIANG, Chung-Te LIN, Jung-Chan YANG, Lee-Chung LU, Po-Hsiang HUANG
-
Patent number: 11704472Abstract: Standard cell libraries include one or more standard cells and one or more corresponding standard cell variations. The one or more standard cell variations are different from their one or more standard cells in terms of geometric shapes, locations of the geometric shapes, and/or interconnections between the geometric shapes. The exemplary systems and methods described herein selectively choose from among the one or more standard cells and/or the one or more standard cell variations to form an electronic architectural design for an electronic device. In some situations, some of the one or more standard cells are unable to satisfy one or more electronic design constraints imposed by a semiconductor foundry and/or semiconductor technology node when placed onto the electronic device design real estate. In these situations, the one or more standard cell variations corresponding to these standard cells are placed onto the electronic device design real estate.Type: GrantFiled: November 10, 2021Date of Patent: July 18, 2023Assignee: Taiwan Semiconductor Manufacutring Co., Ltd.Inventors: Sheng-Hsiung Chen, Jerry Chang-Jui Kao, Fong-Yuan Chang, Po-Hsiang Huang, Shao-Huan Wang, XinYong Wang, Yi-Kan Cheng, Chun-Chen Chen
-
Publication number: 20230223676Abstract: A semiconductor device package includes a substrate and an antenna module. The substrate has a first surface and a second surface opposite to the first surface. The antenna module is disposed on the first surface of the substrate with a gap. The antenna module has a support and an antenna layer. The support has a first surface facing away from the substrate and a second surface facing the substrate. The antenna layer is disposed on the first surface of the support. The antenna layer has a first antenna pattern and a first dielectric layer.Type: ApplicationFiled: March 7, 2023Publication date: July 13, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-Lin HO, Chih-Cheng LEE, Chun Chen CHEN, Yuanhao YU
-
Publication number: 20230211451Abstract: An intelligent analysis system for measuring signals of polishing pad surface, a method and a computer readable medium thereof are provided. The intelligent analysis system includes a measurement signal capturing device and a measurement signal analysis device signally-connected to each other. After the measurement signal capturing device obtains the measurement signal of the measured polishing pad, an artificial intelligence model of the measurement signal analysis device is trained to classify the measurement signal to remove the interference caused by a water film on the polishing pad to obtain a better measurement signal, such that the intelligent analysis system can solve the problems of time-consuming, laborious and misjudgment caused by the classification of the measurement signal by the conventional technology.Type: ApplicationFiled: December 5, 2022Publication date: July 6, 2023Inventors: Hsien-Ming LEE, Chun-Chen CHEN, Ching-Tang HSUEH