Patents by Inventor Chun-Wei Chang
Chun-Wei Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240413268Abstract: A semiconductor device includes a semiconductor stack, a reflective structure, and a conductive structure. The semiconductor stack includes a first semiconductor structure, a second semiconductor structure and an active region located between the first semiconductor structure and the second semiconductor structure. The reflective structure is located at a side of semiconductor stack closed to the first semiconductor structure, and includes a first metal. The conductive structure locates between the reflective structure and the first semiconductor structure, and includes a first region overlapping with the active structure and a second region which does not overlap with the active structure. The first metal in the second region has a concentration smaller than 5 atomic percent.Type: ApplicationFiled: June 7, 2024Publication date: December 12, 2024Inventors: Yi-Yang CHIU, Chun-Yu LIN, Chun Wei CHANG, Yi-Ming CHEN, Chen OU, Hung-Yu CHOU, Liang-Yi WU, Hsiao-Chi YANG
-
Publication number: 20240412673Abstract: A display device and a driving method thereof are provided. In the display device, a display panel has multiple first pixel rows and multiple second pixel rows arranged alternately. In a first time interval, a first gate driver sequentially drives the first pixel rows using a first driving method. In a second time interval, a second gate driver sequentially drives the second pixel rows using the first driving method. In a third time interval, a third gate driver sequentially drives the first pixel rows using a second driving method. In a fourth time interval, a fourth gate driver sequentially drives the second pixel rows using the second driving method. One of the first driving method and the second driving method is a pulse amplitude modulation driving method, and the other of the first driving method and the second driving method is a pulse width modulation driving method.Type: ApplicationFiled: September 14, 2023Publication date: December 12, 2024Applicant: AUO CorporationInventors: Che-Chia Chang, Cheng-Hsing Lin, Ming-Hsien Lee, Chia-En Wu, Shu-Han Chang, Chun-Shiang Dai, Ming-Hung Chuang, Che-Wei Tung
-
Publication number: 20240413069Abstract: A semiconductor structure includes a substrate, a through via penetrating the substrate, a trench capacitor, a first RDL, a second RDL, a contact feature, and a chip. The trench capacitor extends from a back surface toward a front surface of the substrate, wherein the trench capacitor is separated from an active area at the front surface of the substrate. The first RDL is disposed over the front surface and electrically connecting to the through via. The second RDL is disposed over the back surface of the substrate and electrically connecting to the through via and the trench capacitor. The contact feature is disposed over the second RDL and electrically connecting to the trench capacitor through the second RDL. The chip is bonded over the front surface of the substrate. A method of manufacturing the semiconductor structure is also provided.Type: ApplicationFiled: June 4, 2024Publication date: December 12, 2024Inventors: TZU-WEI CHIU, CHUN-WEI CHANG, WEI-CHIH CHEN, CHE-YEN HUANG
-
Publication number: 20240407658Abstract: A method for obtaining a heart rate value by an optical sensing apparatus includes: receiving, by a first calculator in a processor and from a light receiver, a PPG signal; receiving, by a second calculator in the processor and from a motion sensor, a motion signal; determining, by the first calculator, a first heart rate value; determining, by the first calculator, a validity indicator according to the PPG signal; and determining, by the second calculator, a second heart rate value according to the PPG signal and the motion signal. When the validity indicator is determined to satisfy a predetermined requirement, the processor outputs the first heart rate value as the heart rate value. When the validity indicator is determined to not satisfy the predetermined requirement, the processor outputs the second heart rate value as the heart rate value.Type: ApplicationFiled: June 14, 2024Publication date: December 12, 2024Inventors: Jui-Wei Tsai, Chun-Wei Chang, Chieh Yin, Kai-Wei Chiu
-
Publication number: 20240413020Abstract: A method includes forming a contact spacer on a sidewall of an inter-layer dielectric, wherein the contact spacer encircles a contact opening, forming a silicide region in the opening and on a source/drain region, depositing an adhesion layer extending into the contact opening, and performing a treatment process, so that the contact spacer is treated. The treatment process is selected from the group consisting of an oxidation process, a carbonation process, and combinations thereof. The method further includes depositing a metal barrier over the adhesion layer, depositing a metallic material to fill the contact opening, and performing a planarization process to remove excess portions of the metallic material over the inter-layer dielectric.Type: ApplicationFiled: October 17, 2023Publication date: December 12, 2024Inventors: Min-Hsiu Hung, Chun-I Tsai, Chih-Wei Chang, Ming-Hsing Tsai, Syun-Ming Jang, Wei-Jen Lo, Wei-Jung Lin, Yu-Ting Wen, Kai-Chieh Yang
-
Publication number: 20240395562Abstract: Methods of manufacturing a chemical-mechanical polishing (CMP) slurry and methods of performing CMP process on a substrate comprising metal features are described herein. The CMP slurry may be manufactured using a balanced concentration ratio of chelator additives to inhibitor additives, the ratio being determined based on an electro potential (Ev) value of a metal material of the substrate. The CMP process may be performed on the substrate based on the balanced concentration ratio of chelator additives to inhibitor additives of the CMP slurry.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Chun-Hao Kung, Tung-Kai Chen, Chih-Chieh Chang, Kao-Feng Liao, Hui-Chi Huang, Kei-Wei Chen
-
Publication number: 20240394462Abstract: An electromigration (EM) sign-off methodology that utilizes a system for analyzing an integrated circuit design layout to identify heat sensitive structures, self-heating effects, heat generating structures, and heat dissipating structures. The EM sign-off methodology includes a memory and a processor configured for calculating adjustments of an evaluation temperature for a heat sensitive structure by calculating the effects of self-heating within the temperature sensitive structure as well as additional heating and/or cooling as a function of thermal coupling to surrounding heat generating structures and/or heat dissipating elements located within a defined thermal coupling volume or range of the heat sensitive structures.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Hsien Yu TSENG, Amit KUNDU, Chun-Wei CHANG, Szu-Lin LIU, Sheng-Feng LIU
-
Publication number: 20240395638Abstract: A semiconductor structure comprises: a semiconductor substrate; one or more first implant layers disposed in the semiconductor substrate and forming a circuit portion and a first test portion, the circuit portion forming an at least partially formed semiconductor circuit; and one or more second implant layers disposed in the semiconductor substrate and further forming the circuit portion and a second test portion, wherein the first and second test portions are spaced apart. A first implantation profile of the one or more first implant layers of the first test portion is obtained during a testing procedure, and the first implantation profile is a representation of a second implantation profile of the one or more first implant layers of the circuit portion.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Feng-Chien Hsieh, Kuo-Cheng Lee, Yun-Wei Cheng, Chun-Hao Lin, Ting-Hao Chang
-
Publication number: 20240387312Abstract: A method is provided for fabricating a semiconductor wafer having a device side, a back side opposite the device side and an outer periphery edge. Suitably, the method includes: forming a top conducting layer on the device side of the semiconductor wafer; forming a passivation layer over the top conducting layer, the passivation layer being formed so as not to extend to the outer periphery edge of the semiconductor wafer; and forming a protective layer over the passivation layer, the protective layer being spin coated over the passivation layer so as to have a smooth top surface at least in a region proximate to the outer periphery edge of the semiconductor wafer.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Inventors: Chia-Cheng Tsai, Kuo-Hsin Ku, Chien-Wei Chang, Chun Yan Chen, Chia-Chi Chung
-
Publication number: 20240379382Abstract: A method of manufacturing a semiconductor device includes providing a semiconductor die and surrounding a sidewall of the semiconductor die with a dielectric material. The method further includes forming a post passivation interconnect (PPI) over the semiconductor die and electrically coupling the PPI with the semiconductor die. The method further includes molding the semiconductor die and the PPI into an integrated semiconductor package. The method further includes covering at least a portion of an outer surface of the integrated semiconductor package with a conductive layer, wherein the conductive layer is conformal to the morphology of the portion of the outer surface. Moreover, the method further includes forming a conductive path inside the integrated semiconductor package electrically coupled to the conductive layer and a ground terminal of the integrated semiconductor package.Type: ApplicationFiled: May 29, 2024Publication date: November 14, 2024Inventors: SHOU ZEN CHANG, CHUN-LIN LU, KAI-CHIANG WU, CHING-FENG YANG, VINCENT CHEN, CHUEI-TANG WANG, YEN-PING WANG, HSIEN-WEI CHEN, WEI-TING LIN
-
Publication number: 20240375236Abstract: A method includes bonding a first package component on a composite carrier, and performing a first polishing process on the composite carrier to remove a base carrier of the composite carrier. The first polishing process stops on a first layer of the composite carrier. A second polishing process is performed to remove the first layer of the composite carrier. The second polishing process stops on a second layer of the composite carrier. A third polishing process is performed to remove a plurality of layers in the composite carrier. The plurality of layers include the second layer, and the third polishing process stops on a dielectric layer in the first package component.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: Chun-Wei Chang, Ming-Fa Chen, Chao-Wen Shih, Ting-Chu Ko
-
Publication number: 20240379421Abstract: A semiconductor structure includes: a first conductive layer arranged over a substrate; a dielectric layer arranged over the first conductive layer; a second conductive layer arranged within the dielectric layer and electrically connected to the first conductive layer, the second conductive layer including a sidewall distant from the dielectric layer by a width; and a first blocking layer over a surface of the first conductive layer between the second conducive layer and the dielectric layer. The first blocking layer includes at least one element of a precipitant.Type: ApplicationFiled: July 21, 2024Publication date: November 14, 2024Inventors: CHUN-WEI HSU, CHIH-CHIEH CHANG, YI-SHENG LIN, JIAN-CI LIN, JENG-CHI LIN, TING-HSUN CHANG, LIANG-GUANG CHEN, JI CUI, KEI-WEI CHEN, CHI-JEN LIU
-
Patent number: 12140793Abstract: A backlight module includes a film, a light guide plate disposed under the film, and a circuit board disposed under the light guide plate and provided with a light-emitting unit. The film includes a single-key transparent area, a light-shielding area disposed around the single-key transparent area, and a side transparent area disposed adjacent to or along an edge of the film. The light guide plate has a first microstructure group and a through hole correspondingly disposed under the single-key transparent area, a second microstructure group correspondingly disposed under the side transparent area, and a light-transmitting area partially correspondingly disposed under the light-shielding area. The light-emitting unit is accommodated in the through hole. A number of microstructures or a light-emitting area of the second microstructure group is greater than a number of microstructures or a light emitting area of the first microstructure group.Type: GrantFiled: February 6, 2024Date of Patent: November 12, 2024Assignee: Chicony Power Technology Co., Ltd.Inventors: Cheng-Yi Chang, Chun-Ting Lin, Chen-Hao Chiu, Ting-Wei Chang
-
Publication number: 20240371917Abstract: Various embodiments of the present disclosure are directed towards an integrated chip including a resistor structure overlying a semiconductor substrate. A dielectric structure overlies the semiconductor substrate. The resistor structure is disposed within the dielectric structure. The resistor structure includes a thin film resistor (TFR) layer and a first capping structure disposed on the TFR layer. A first cavity is disposed within the dielectric structure and abuts a first sidewall of the first capping structure.Type: ApplicationFiled: May 5, 2023Publication date: November 7, 2024Inventors: Chun-Heng Chen, Hsi-Jung Wu, Jiun-Jie Huang, Ru-Shang Hsiao, Yu-Wei Liang, Yu-Chun Chang
-
Publication number: 20240363339Abstract: Generally, the present disclosure provides example embodiments relating to conductive features, such as metal contacts, vias, lines, etc., and methods for forming those conductive features. In a method embodiment, a dielectric layer is formed on a semiconductor substrate. The semiconductor substrate has a source/drain region. An opening is formed through the dielectric layer to the source/drain region. A silicide region is formed on the source/drain region and a barrier layer is formed in the opening along sidewalls of the dielectric layer by a same Plasma-Enhance Chemical Vapor Deposition (PECVD) process.Type: ApplicationFiled: July 12, 2024Publication date: October 31, 2024Inventors: Cheng-Wei Chang, Min-Hsiu Hung, Hung-Yi Huang, Chun Chieh Wang, Yu-Ting Lin
-
Publication number: 20240360251Abstract: The present disclosure relates to a catalyst composition for polymerizing propylene and a method for producing polypropylene. The catalyst composition for polymerizing the propylene includes a modifying agent. The modifying agent is an ester compound having hydrophilic groups and hydrophobic groups. In the method for producing the polypropylene, a reverse microcellular structure is formed by the modifying agent during a propylene polymerization, in which the hydrophilic groups are inside the reverse microcellular structure, and the hydrophobic groups are outside the reverse microcellular structure, such that polar substances in a raw material are retained inside the reverse microcellular structure. Thus, poisoning of the catalyst is reduced. Besides, the modifying agent can maintain a valence state of titanium in an active site of the catalyst at positive trivalent, such that the propylene polymerization between the titanium and the monomer is facilitated, thereby enhancing an activity of the catalyst.Type: ApplicationFiled: September 1, 2023Publication date: October 31, 2024Inventors: Jung-Hung KAO, Chao-Shun CHANG, Kun-Pei HSIEH, Chun-Wei CHIU
-
Patent number: 12131992Abstract: A semiconductor structure and method of manufacturing a semiconductor structure are provided. The semiconductor structure includes a package structure. The package structure includes a passivation layer formed over an interconnect structure; an electrically-conductive structure formed on the passivation layer and extending through the passivation layer to electrically contact the interconnect structure; a dielectric structure formed over the passivation layer and surrounding the electrically-conductive structure to expose at least a portion of a top surface of the electrically-conductive structure; and a metallic protection structure formed on the top surface of the electrically-conductive structure exposed from the dielectric structure. The top surface of the metallic protection structure is aligned with or lower than a top surface of the dielectric structure.Type: GrantFiled: October 19, 2023Date of Patent: October 29, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chun-Wei Chang, Hsuan-Ming Huang, Jian-Hong Lin, Ming-Hong Hsieh, Mingni Chang, Ming-Yih Wang
-
Patent number: 12128527Abstract: A quick-change vice base with improved structure, which comprises: a base body, a quick-change coupler, a moveable block set and a central bolt, wherein, the bottoms of the first moveable block and second moveable block are respectively locked with a moveable block positioning base, one end of the moveable block positioning base has a pushing block; when the lead screw rotates clockwise, the first moveable block and the second moveable block will move toward the quick-change coupler, so that the curved stopping blocks on the first moveable block and the second moveable block will be fitted into the recesses of the quick-change coupler; when the lead screw rotates anticlockwise, the first movable block and the second movable block will move away from the quick-change coupler and drive the moveable block positioning seat to move simultaneously.Type: GrantFiled: September 20, 2022Date of Patent: October 29, 2024Inventor: Chun-Wei Chang
-
Patent number: 12131944Abstract: A slurry composition, a semiconductor structure and a method for forming a semiconductor structure are provided. The slurry composition includes a slurry and a precipitant dispensed in the slurry. The semiconductor structure comprises a blocking layer including at least one element of the precipitant. The method includes using the slurry composition with the precipitant to polish a conductive layer and causing the precipitant to flow into the gap.Type: GrantFiled: August 30, 2021Date of Patent: October 29, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chun-Wei Hsu, Chih-Chieh Chang, Yi-Sheng Lin, Jian-Ci Lin, Jeng-Chi Lin, Ting-Hsun Chang, Liang-Guang Chen, Ji Cui, Kei-Wei Chen, Chi-Jen Liu
-
Publication number: 20240354487Abstract: The present disclosure describes an example method for routing a standard cell with multiple pins. The method can include modifying a dimension of a pin of the standard cell, where the pin is spaced at an increased distance from a boundary of the standard cell than an original position of the pin. The method also includes routing an interconnect from the pin to a via placed on a pin track located between the pin and the boundary and inserting a keep out area between the interconnect and a pin from an adjacent standard cell. The method further includes verifying that the keep out area separates the interconnect from the pin from the adjacent standard cell by at least a predetermined distance.Type: ApplicationFiled: July 2, 2024Publication date: October 24, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fong-yuan CHANG, Chun-Chen CHEN, Sheng-Hsiung CHEN, Ting-Wei CHIANG, Chung-Te LIN, Jung-Chan YANG, Lee-Chung LU, Po-Hsiang HUANG