Abstract: A manufacturing process for a Quad Flat Non-leaded (QFN) chip package structure is provided. First, a conductive layer having a plurality of recesses and a patterned solder resist layer on the conductive layer are provided, wherein the patterned solder resist layer covers the recesses of the conductive layer. A plurality of chips are bonded onto the patterned solder resist layer such that the patterned solder resist layer is between the chips and the conductive layer. The chips are electrically connected to the conductive layer by a plurality of bonding wires. At least one molding compound is formed to encapsulate the conductive layer, the patterned solder resist layer, the chips and the bonding wires. A part of the conductive layer uncovered by the patterned solder resist layer is removed so as to form a patterned conductive layer. Then, the molding compound and the patterned conductive layer are separated.

Abstract: A chip package includes a patterned conductive layer, a first solder resist layer, a second solder resist layer, a chip, bonding wires and a molding compound. The patterned conductive layer has a first surface and a second surface opposite to each other. The first solder resist layer is disposed on the first surface. The second solder resist layer is disposed on the second surface, wherein a part of the second surface is exposed by the second solder resist layer. The chip is disposed on the first solder resist layer, wherein the first solder resist layer is disposed between the patterned conductive layer and the chip. The bonding wires are electrically connected to the chip and the patterned conductive layer exposed by the second solder resist layer. The molding compound encapsulates the pattern conductive layer, the first solder resist layer, the second solder resist layer, the chip and the bonding wires.

Abstract: A Quad Flat Non-leaded (QFN) chip package including a patterned conductive layer, a first solder resist layer, a chip, a plurality of bonding wires and a molding compound is provided. The patterned conductive layer has a first surface and a second surface opposite to each other. The first solder resist layer is disposed on the first surface, wherein a part of the first surface is exposed by the first solder resist layer. The chip is disposed on the first solder resist layer, wherein the first solder resist layer is between the patterned conductive layer and the chip. The bonding wires are electrically connected to the chip and the patterned conductive layer exposed by the first solder resist layer. The molding compound encapsulates the pattern conductive layer, the first solder resist layer, the chip and the bonding wires.

Abstract: A chip package structure including a chip, a lead frame, first bonding wires and second bonding wires is provided. The chip has an active surface, first bonding pads and second bonding pads, wherein the first bonding pads and the second bonding pads are disposed on the active surface. The chip is fixed below the lead frame, and the lead frame includes inner leads and bus bars. The inner leads and the bus bars are disposed above the active surface of the chip, and the bus bars are located between the inner leads and the corresponding first bonding pads. The first bonding wires respectively connect the first bonding pads and the bus bars. The second bonding wires respectively connect the bus bars and a part of the inner leads. The third bonding wires respectively connect the second bonding pads and the other of the inner leads.

Abstract: A chip stacked package structure and applications are provided, wherein the chip stacked package structure comprises a substrate, a first chip, circuit board and a second chip. The substrate has a first surface and an opposite second surface. The first chip having a first active surface and an opposite first rear surface is electrically connected to first surface of substrate serving by a flip chip bonding process. The circuit board has a dielectric layer set on the first rear surface and a patterned conductive layer set on the dielectric layer is electrically connected to the substrate via a bonding wire. The second chip set on the patterned conductive layer has a plurality of second pads formed on a second active surface thereof and eclectically connected to the patterned conductive layer.

Abstract: A chip stacked package structure and applications are provided, wherein the chip stacked package structure comprises a substrate, a first chip, a patterned circuit layer and a second chip. The substrate has a first surface and an opposite second surface. The first chip with a first active area and an opposite first rear surface is electrically connected to first surface of substrate by a flip chip bonding process. The patterned circuit layer set on the dielectric layer is electrically connected to the substrate via a bonding wire. The second chip set on the patterned circuit layer has a second active area and a plurality of second pads formed on the second active area, wherein the second bonding pad is electrically connected to the patterned circuit layer.

Abstract: A leadframe employed by a leadless package comprises a plurality of package units and an adhesive tape. Each of the package units has a die pad with a plurality of openings and a plurality of pins disposed in the plurality of openings. The adhesive tape is adhered to the surfaces of the plurality of package units and fixes the die pad and the plurality of pins.

Abstract: A display device includes a display screen and a directional element. The display screen includes a first display area and a second display area. The directional element transmits a first trigger signal and a second trigger signal. The first trigger signal informs the first display area to display a directory menu, and the second trigger signal selects an option of the directory menu, so that the second display area can display a sub directory menu corresponding to the selected option. A method of displaying menus on a display device is also disclosed.

Abstract: Based on the voltage-division theory, this invention proposes a new method to decrease the driving voltage of the micro scratch drive actuator (SDA) by using an ultra-low resistivity silicon wafer as substrate. This patent has compared two SDA actuators with the same layout and fabricating processes but under different resistivity of substrate. The SDA fabricated on the ultra-low resistivity silicon wafer has demonstrated a lower driving voltage of only about 4˜12 Vo-p. However, the conventional SDA using normal silicon wafer needs higher driving voltage (30˜75 Vo-p), thus has lower probability for commercial applications. On the other hand, this invention presents a new SDA process to overcome the inherent 2 ?m line-width limitation of conventional mask aligner with 4360 ? UV wavelength light source (g-line) and further to reduce the driving voltage of SDA.

Abstract: A chip package including a thermal enhanced plate, contacts around the thermal enhanced plate and electrically insulated from the thermal enhanced plate, a film-like circuit layer disposed on the contacts and the thermal enhanced plate, a conductive adhesive layer, a first molding, and at least one chip disposed on the film-like circuit layer is provided. The conductive adhesive layer is disposed between the contacts and the film-like circuit layer electrically connected to the contacts through the conductive adhesive layer. The chip has a back surface, an active surface and many bumps disposed thereon, and the chip is electrically connected to the film-like circuit layer via the bumps. The first molding at least encapsulates a portion of the thermal enhanced plate, the conductive adhesive layer, parts of the contacts and at least a portion of the film-like circuit layer. Therefore, heat dissipation efficiency of the light emitting chip package is improved.

Abstract: To improve the yield, lifetime and driving voltage of the micro scratch drive actuator (SDA), this invention proposes a novel layout design including the etch holes and flange structure designs. Once the etch holes added to the layout of conventional SDA plate, the releasing of structure layer can be accelerated and the accumulated residual charges in the front end of SDA plate is reduced. In this innovative design, a longer lifetime and lower driving voltage of the SDA device can be achieved. On the other hand, adding the flange structure design in the corner of the beam-to-plate conjunction can improve the flexural rigidity of the narrow polysilicon supporting beam which will further enhance the yield of the SDA device and reduce the crack failure under actuating situation.

Abstract: A dual-layer recordable optical disc includes a first recording layer and a second recording layer disposed on the first recording layer. The first recording layer is made of organic material, and the second recording layer is made of inorganic material. The optical disc may further includes a first substrate, a second substrate and a bonding layer. The first recording layer includes a dye recording layer disposed on the first substrate, and a first reflection layer disposed on the dye recording layer, whereas the second recording layer includes an inorganic recording layer and a second reflection layer disposed on the inorganic recording layer. In addition, the second substrate is disposed on the second reflection layer, and the bonding layer is disposed between the first reflection layer and the inorganic recording layer. A manufacturing process of the optical disc is also provided to increase production yield and lower manufacturing cost.

Abstract: A method for treating/relief of women's menstruation pain. The pain is reduced or relieved by externally administering an effective amount of an essential oil obtained from anthopogon.

Abstract: A chip package structure including a chip, a lead frame, first bonding wires and second bonding wires is provided. The chip has an active surface, first bonding pads and second bonding pads, wherein the first bonding pads and the second bonding pads are disposed on the active surface. The chip is fixed below the lead frame, and the lead frame includes inner leads and bus bars. The inner leads and the bus bars are disposed above the active surface of the chip, and the bus bars are located between the inner leads and the corresponding first bonding pads. The first bonding wires respectively connect the first bonding pads and the bus bars. The second bonding wires respectively connect the bus bars and a part of the inner leads. The third bonding wires respectively connect the second bonding pads and the other of the inner leads.

Abstract: An IC package with a defined wire-bonding region primarily comprises a multi-layer lead frame with a plurality of leads, a chip, a plurality of bonding wires within the wire-bonding region, and at least an electrical transition component outside the wire-bonding region. At least a transition finger is carried on one of the lead and is electrically isolated from the corresponding carrying lead without covering inner end of the carrying lead. The parts of the electrical transition component electrically connects the transition finger to another lead that is not directly below the transition finger to reduce the crossings of the bonding wires or to increase the vertical distances between the bonding wires at the crossings to avoid electrical shorts between the bonding wires during encapsulation.

Abstract: A method for treating/relief of women's menstruation pain. The pain is reduced or relieved by externally administering an effective amount of an essential oil obtained from origanum, anthopogan, perrila, herba moslae, elemi, cuban oregano and/or a combination thereof.

Abstract: An automatic multimedia searching method and the multimedia downloading system thereof are provided, which are capable of increasing user's convenience on multimedia searching and downloading events. The method includes the following steps. First, an electronic device which stores a multimedia file and a data source connection are provided. Next, a multimedia file is played. When playing the multimedia file, the electronic device automatically searches the data source for multimedia files having the same content as the content of the information tag in the multimedia file. Finally, the found multimedia files are displayed on the electronic device.

Abstract: A bump structure mainly includes a metal core, a buffer encapsulant, and a metal cap where the metal core is a stud bump formed by wire bonding. The buffer encapsulant encapsulates the metal core. A metal cap is formed on the top surface of the buffer encapsulant and is electrically connected to the metal core. Therefore, the bump structure possesses excellent resistance of thermal stress to reduce or even eliminate metal fatigue in the bump without causing electrical shorts in the package.

Abstract: A dual-layer recordable optical disc includes a first recording layer and a second recording layer disposed on the first recording layer. The first recording layer is made of organic material, and the second recording layer is made of inorganic material. The optical disc may further includes a first substrate, a second substrate and a bonding layer. The first recording layer includes a dye recording layer disposed on the first substrate, and a first reflection layer disposed on the dye recording layer, whereas the second recording layer includes an inorganic recording layer and a second reflection layer disposed on the inorganic recording layer. In addition, the second substrate is disposed on the second reflection layer, and the bonding layer is disposed between the first reflection layer and the inorganic recording layer. A manufacturing process of the optical disc is also provided to increase production yield and lower manufacturing cost.

Abstract: A method and structure for intensifying track seeking signals from an optical disk, in particular, a recordable digital versatile disk (DVD-R). With the addition of an optical correction layer between a dye material layer and a reflection layer inside the DVD-R, track-seeking signals of the optical disk are intensified and recording quality of the optical disk is improved. The optical correction layer is a transparent or semi-transparent layer made from inorganic materials. The optical correction layer is formed over the dye material layer in a sputtering process.