Patents by Inventor Daniel Domes
Daniel Domes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942452Abstract: A semiconductor module arrangement includes a housing, a first semiconductor substrate arranged inside the housing, a second semiconductor substrate arranged inside the housing, a first plurality of controllable semiconductor elements, and a second plurality of controllable semiconductor elements. During operation of the semiconductor module arrangement, each controllable semiconductor element of the first plurality of controllable semiconductor elements generates switching losses and conduction losses, the switching losses being greater than the conduction losses. Further during operation of the semiconductor module arrangement, each controllable semiconductor element of the second plurality of controllable semiconductor elements generates switching losses and conduction losses, the conduction losses being greater than the switching losses.Type: GrantFiled: July 27, 2020Date of Patent: March 26, 2024Assignee: Infineon Technologies AGInventors: Christian Robert Mueller, Andressa Colvero Schittler, Daniel Domes, Andre Lenze
-
Publication number: 20240098389Abstract: An electronic device includes an interface configured to receive telemetry information for one or more power semiconductor devices and a data acquisition and processing unit. The data acquisition and processing unit may be configured to increase a gate voltage above a maximum permitted level for each of the one or more power semiconductor devices having a current slew rate that exceeds a predetermined level as determined by the telemetry information. The data acquisition and processing unit may be configured to increase a gate voltage above a maximum permitted level for each of the one or more power semiconductor devices having a temperature that exceeds a predetermined level as determined by the telemetry information. An electronic system that includes the electronic device is also described.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: Wolfgang Budde, Jens de Bock, Daniel Domes, Andreas Lenniger, Bjoern Rentemeister, Stefan Hubert Schmies, Andreas Vetter
-
Publication number: 20240085359Abstract: A method of monitoring a thermal impedance of at least a portion of a thermal path between a semiconductor device having at least two output terminals and a heat sink s provided. The method includes causing power dissipation in the semiconductor device by reloading parasitic capacitances of the semiconductor device such that the at least two output terminals are at the same voltage level, measuring a first temperature in response to the power dissipation at a first end of the portion of the thermal path, measuring a second temperature in response to the power dissipation at a second end of the portion of the thermal path, and determining a measure of the thermal impedance based on the first temperature and the second temperature.Type: ApplicationFiled: August 24, 2023Publication date: March 14, 2024Inventor: Daniel DOMES
-
Patent number: 11889246Abstract: An electronic device includes: an interface configured to receive telemetry information for one or more power semiconductor devices; and a data acquisition and processing unit. The data acquisition and processing unit may be configured to periodically update an estimate of a remaining lifetime of the one or more power semiconductor devices, based on the telemetry information collected during use of the one or more power semiconductor devices and received at the interface. The data acquisition and processing unit may be configured to adjust one or more operating parameters for each of the one or more power semiconductor devices that has reached a predetermined level of degradation as determined by the telemetry information. An electronic system that includes the electronic device is also described.Type: GrantFiled: July 5, 2022Date of Patent: January 30, 2024Assignee: Infineon Technologies AGInventors: Wolfgang Budde, Jens de Bock, Daniel Domes, Andreas Lenniger, Bjoern Rentemeister, Stefan Hubert Schmies, Andreas Vetter
-
Publication number: 20240015417Abstract: An electronic device includes: an interface configured to receive telemetry information for one or more power semiconductor devices; and a data acquisition and processing unit. The data acquisition and processing unit may be configured to periodically update an estimate of a remaining lifetime of the one or more power semiconductor devices, based on the telemetry information collected during use of the one or more power semiconductor devices and received at the interface. The data acquisition and processing unit may be configured to adjust one or more operating parameters for each of the one or more power semiconductor devices that has reached a predetermined level of degradation as determined by the telemetry information. An electronic system that includes the electronic device is also described.Type: ApplicationFiled: July 5, 2022Publication date: January 11, 2024Inventors: Wolfgang Budde, Jens de Bock, Daniel Domes, Andreas Lenniger, Bjoern Rentemeister, Stefan Hubert Schmies, Andreas Vetter
-
Patent number: 11843368Abstract: A method is provided for driving a half bridge circuit that includes a first transistor and a second transistor. The method includes generating an off-current during a plurality of turn-off switching events to control a gate voltage of the second transistor; measuring a transistor parameter of the second transistor during a first turn-off switching event during which the second transistor is transitioned to an off state, wherein the transistor parameter is indicative of an oscillation at the first transistor during a corresponding turn-on switching event during which the first transistor is transitioned to an on state; and activating a portion of the off-current for the second turn-off switching event, including regulating an interval length of the second portion for the second turn-off switching event based on the measured transistor parameter measured during the first turn-off switching event.Type: GrantFiled: December 1, 2022Date of Patent: December 12, 2023Assignee: Infineon Technologies AGInventors: Zheming Li, Mark-Matthias Bakran, Daniel Domes, Robert Maier, Franz-Josef Niedernostheide
-
Publication number: 20230353135Abstract: A gate driver system includes a gate driver circuit coupled to a gate terminal of a transistor and configured to control a gate voltage to generate an on-current during a plurality of turn-on switching events to turn on the transistor. The gate driver circuit includes a first driver configured to source a first portion of the on-current to the gate terminal to charge a first portion of the gate voltage, and a second driver configured to, during a boost interval, source a second portion of the on-current to the gate terminal to charge a second portion of the gate voltage. A control circuit measures a transistor parameter representative of a reverse recovery current of the transistor for a turn-on switching event during which the transistor is transitioned to an on state and controls the first driver and controls the second driver based on the measured transistor parameter.Type: ApplicationFiled: July 12, 2023Publication date: November 2, 2023Inventors: Zheming LI, Mark-Matthias BAKRAN, Daniel DOMES, Robert MAIER, Franz-Josef NIEDERNOSTHEIDE
-
Patent number: 11770119Abstract: A gate driver system includes a gate driver circuit coupled to a gate terminal of a transistor and configured to generate an on-current during a plurality of turn-on switching events to turn on the transistor, wherein the gate driver circuit includes a first driver configured to source a first portion of the on-current to the gate terminal to charge a first portion of the gate voltage and a second driver configured to, during a first boost interval, source a second portion of the on-current to the gate terminal to charge a second portion of the gate voltage; a measurement circuit configured to measure a transistor parameter indicative of an oscillation of a load current for a turn-on switching event; and a controller configured to receive the measured transistor parameter and regulate a length of the first boost interval based on the measured transistor parameter.Type: GrantFiled: June 29, 2022Date of Patent: September 26, 2023Assignee: Infineon Technologies AGInventors: Zheming Li, Mark-Matthias Bakran, Daniel Domes, Robert Maier, Franz-Josef Niedernostheide
-
Publication number: 20230223472Abstract: A semiconductor assembly includes a semiconductor switching device, a conductive load base structure, and a current sense unit. The semiconductor switching device includes a drain structure and one or more array units, wherein each array unit includes a load pad and a plurality of transistor cells electrically connected in parallel between the load pad of the array unit and the drain structure. The current sense unit is electrically connected between a first one of the load pads and the load base structure.Type: ApplicationFiled: January 10, 2023Publication date: July 13, 2023Inventors: Anton MAUDER, Stefano RUZZA, Massimo GRASSO, Richard KUCHCINSKI, Daniel DOMES
-
Publication number: 20230088339Abstract: A method is provided for driving a half bridge circuit that includes a first transistor and a second transistor. The method includes generating an off-current during a plurality of turn-off switching events to control a gate voltage of the second transistor; measuring a transistor parameter of the second transistor during a first turn-off switching event during which the second transistor is transitioned to an off state, wherein the transistor parameter is indicative of an oscillation at the first transistor during a corresponding turn-on switching event during which the first transistor is transitioned to an on state; and activating a portion of the off-current for the second turn-off switching event, including regulating an interval length of the second portion for the second turn-off switching event based on the measured transistor parameter measured during the first turn-off switching event.Type: ApplicationFiled: December 1, 2022Publication date: March 23, 2023Inventors: Zheming LI, Mark-Matthias BAKRAN, Daniel DOMES, Robert MAIER, Franz-Josef NIEDERNOSTHEIDE
-
Publication number: 20230061697Abstract: A method is provided for driving a half bridge circuit that includes a first transistor and a second transistor that are switched in a complementary manner. The method includes generating an off-current during a plurality of turn-off switching events to control a gate voltage of the second transistor; measuring a transistor parameter of the second transistor during a first turn-off switching event during which the second transistor is transitioned to an off state, wherein the transistor parameter is indicative of an oscillation at the first transistor during a corresponding turn-on switching event during which the first transistor is transitioned to an on state; and activating a portion of the off-current for the second turn-off switching event, including regulating an interval length of the second portion for the second turn-off switching event based on the measured transistor parameter measured during the first turn-off switching event.Type: ApplicationFiled: August 27, 2021Publication date: March 2, 2023Applicant: Infineon Technologies AGInventors: Zheming LI, Mark-Matthias BAKRAN, Daniel DOMES, Robert MAIER, Franz-Josef NIEDERNOSTHEIDE
-
Patent number: 11595035Abstract: A method is provided for driving a half bridge circuit that includes a first transistor and a second transistor that are switched in a complementary manner. The method includes generating an off-current during a plurality of turn-off switching events to control a gate voltage of the second transistor; measuring a transistor parameter of the second transistor during a first turn-off switching event during which the second transistor is transitioned to an off state, wherein the transistor parameter is indicative of an oscillation at the first transistor during a corresponding turn-on switching event during which the first transistor is transitioned to an on state; and activating a portion of the off-current for the second turn-off switching event, including regulating an interval length of the second portion for the second turn-off switching event based on the measured transistor parameter measured during the first turn-off switching event.Type: GrantFiled: August 27, 2021Date of Patent: February 28, 2023Assignee: Infineon Technologies AGInventors: Zheming Li, Mark-Matthias Bakran, Daniel Domes, Robert Maier, Franz-Josef Niedernostheide
-
Patent number: 11538725Abstract: A semiconductor module arrangement includes a housing and at least one pair of semiconductor substrates arranged inside the housing. Each pair of semiconductor substrates includes first and second semiconductor substrates. The first semiconductor substrate includes a first dielectric insulation layer arranged between a first metallization layer and a third metallization layer, and a second dielectric insulation layer arranged between the third metallization layer and a second metallization layer. The second semiconductor substrate includes a first dielectric insulation layer arranged between a first metallization layer and a third metallization layer, and a second dielectric insulation layer arranged between the third metallization layer and a second metallization layer.Type: GrantFiled: July 24, 2020Date of Patent: December 27, 2022Assignee: Infineon Technologies AGInventor: Daniel Domes
-
Publication number: 20220393675Abstract: A gate driver system includes a gate driver circuit coupled to a gate terminal of a transistor and configured to generate an on-current during a plurality of turn-on switching events to turn on the transistor, wherein the gate driver circuit includes a first driver configured to source a first portion of the on-current to the gate terminal to charge a first portion of the gate voltage and a second driver configured to, during a first boost interval, source a second portion of the on-current to the gate terminal to charge a second portion of the gate voltage; a measurement circuit configured to measure a transistor parameter indicative of an oscillation of a load current for a turn-on switching event; and a controller configured to receive the measured transistor parameter and regulate a length of the first boost interval based on the measured transistor parameter.Type: ApplicationFiled: June 29, 2022Publication date: December 8, 2022Applicant: Infineon Technologies AGInventors: Zheming LI, Mark-Matthias BAKRAN, Daniel DOMES, Robert MAIER, Franz-Josef NIEDERNOSTHEIDE
-
Patent number: 11444613Abstract: A gate driver system includes a gate driver circuit coupled to a gate terminal of a transistor and configured to generate an on-current during a plurality of turn-on switching events to turn on the transistor, wherein the gate driver circuit includes a first driver configured to source a first portion of the on-current to the gate terminal to charge a first portion of the gate voltage and a second driver configured to, during a first boost interval, source a second portion of the on-current to the gate terminal to charge a second portion of the gate voltage; a measurement circuit configured to measure a transistor parameter indicative of an oscillation of a load current for a turn-on switching event; and a controller configured to receive the measured transistor parameter and regulate a length of the first boost interval based on the measured transistor parameter.Type: GrantFiled: July 12, 2021Date of Patent: September 13, 2022Inventors: Zheming Li, Mark-Matthias Bakran, Daniel Domes, Robert Maier, Franz-Josef Niedernostheide
-
Publication number: 20220173078Abstract: A semiconductor arrangement includes at least two switching devices of a first type electrically coupled in parallel between first and second terminals, and at least two switching devices of a second type electrically coupled in parallel between the second terminal and a third terminal. One first diode is electrically coupled in parallel to each switching device of the first type. One second diode is electrically coupled in parallel to each switching device of the second type. The switching devices are arranged in a power semiconductor module having first and second longitudinal sides and first and second narrow sides. The first type switching devices and first diodes are arranged alternatingly in one row along the first longitudinal side. The second type switching devices and second diodes are arranged alternatingly in another row along the second longitudinal side. An axis of symmetry that extends perpendicular to the first and second narrow sides.Type: ApplicationFiled: February 21, 2022Publication date: June 2, 2022Inventor: Daniel Domes
-
Patent number: 11315906Abstract: A semiconductor arrangement includes at least two switching devices of a first type electrically coupled in parallel between a first terminal and a second terminal, and at least two switching devices of a second type electrically coupled in parallel between the second terminal and a third terminal. The switching devices of the first type and the switching devices of the second type are arranged in a power semiconductor module that has first and second longitudinal sides and first and second narrow sides. The switching devices of the first type and the switching devices of the second type are arranged next to each other in at least one row extending in a first horizontal direction that is parallel to the first and second longitudinal sides, such that within each of the at least one rows no more than two switching devices of the same type are arranged in direct succession.Type: GrantFiled: January 29, 2020Date of Patent: April 26, 2022Assignee: Infineon Technologies AGInventor: Daniel Domes
-
Publication number: 20220060184Abstract: Switch modules, driver circuits for switch modules and corresponding methods are provided. In an implementation, a switch module includes a transistor switch including a control terminal, a first load terminal and a second load terminal, and a short circuit detection circuit configured to detect a short circuit state between the first load terminal and the second load terminal and to electrically couple the control terminal and the first load terminal in response to detecting the short circuit state. The short circuit detection circuit is supplied by a voltage between the control terminal and the first load terminal.Type: ApplicationFiled: August 14, 2021Publication date: February 24, 2022Inventor: Daniel Domes
-
Patent number: 11031929Abstract: A method of driving a transistor includes generating an off-current during a plurality of turn-off switching events to control a gate voltage at a gate terminal of the transistor, wherein generating the off-current includes sinking a first portion of the off-current from the gate terminal to discharge a first portion of the gate voltage, and sinking, during a boost interval, a second portion of the off-current from the gate terminal to discharge a second portion of the gate voltage; measuring a transistor parameter indicative of an oscillation of a drain-source voltage of the transistor for a first turn-off switching event during which the transistor is transitioned off; activating the first portion of the off-current for a second turn-off switching event; and activating the second portion of the off-current for the second turn-off switching event, including regulating a length of the boost interval based on the measured transistor parameter.Type: GrantFiled: July 30, 2020Date of Patent: June 8, 2021Inventors: Robert Maier, Mark-Matthias Bakran, Daniel Domes, Zheming Li, Franz-Josef Niedernostheide
-
Publication number: 20210043605Abstract: A semiconductor module arrangement includes a housing, a first semiconductor substrate arranged inside the housing, a second semiconductor substrate arranged inside the housing, a first plurality of controllable semiconductor elements, and a second plurality of controllable semiconductor elements. During operation of the semiconductor module arrangement, each controllable semiconductor element of the first plurality of controllable semiconductor elements generates switching losses and conduction losses, the switching losses being greater than the conduction losses. Further during operation of the semiconductor module arrangement, each controllable semiconductor element of the second plurality of controllable semiconductor elements generates switching losses and conduction losses, the conduction losses being greater than the switching losses.Type: ApplicationFiled: July 27, 2020Publication date: February 11, 2021Inventors: Christian Robert Mueller, Andressa Colvero Schittler, Daniel Domes, Andre Lenze