Patents by Inventor Daniel Domes
Daniel Domes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8478559Abstract: One embodiment provides a semiconductor chip including a semiconductor body and a power semiconductor component integrated therein. The power semiconductor component includes a load electrode zone arranged on a first surface of the semiconductor body, a control electrode zone arranged on the first surface, the control electrode zone being electrically insulated from the load electrode zone, and a resistance track arranged on the load electrode zone and the control electrode zone. The resistance track ensures an electrical connection between the load electrode zone and the control electrode zone.Type: GrantFiled: March 19, 2012Date of Patent: July 2, 2013Assignee: Infineon Technologies AGInventors: Patrick Baginski, Reinhold Bayerer, Holger Ruething, Daniel Domes
-
Publication number: 20130161801Abstract: A module includes a DCB substrate and a discrete device mounted on the DCB substrate, wherein the discrete device comprises a leadframe, a semiconductor chip mounted on the leadframe and an encapsulation material covering the semiconductor chip.Type: ApplicationFiled: December 23, 2011Publication date: June 27, 2013Applicant: Infineon Technologies AGInventors: Ralf Otremba, Roland Rupp, Daniel Domes
-
Patent number: 8471600Abstract: A circuit arrangement includes a reverse conducting transistor having a gate electrode and a load current path between an emitter and collector electrode. The transistor is configured to allow for conducting a load current in a forward direction and in a reverse direction through the load current path and activated or deactivated by a respective signal at the gate electrode. The circuit arrangement further includes a gate control unit and a monitoring unit. The gate control unit is connected to the gate electrode and configured to deactivate the transistor or prevent an activation of the transistor via the gate electrode when the transistor is in a reverse conducting state. The monitoring unit is configured to detect a sudden rise of a collector-emitter voltage of the reverse conducting transistor which occurs, when the load current crosses zero, while the transistor is deactivated or activation is prevented by the gate control unit.Type: GrantFiled: September 30, 2011Date of Patent: June 25, 2013Assignee: Infineon Technologies AGInventor: Daniel Domes
-
Patent number: 8441128Abstract: A semiconductor arrangement includes a circuit carrier, bonding wire and at least N half bridge circuits. The circuit carrier includes a first metallization layer, a second metallization layer, an intermediate metallization layer arranged between the first metallization layer and the second metallization layer, a first insulation layer arranged between the intermediate metallization layer and the second metallization layer, and a second insulation layer arranged between the first metallization layer and the intermediate metallization layer. Each half bridge circuit includes a controllable first semiconductor switch and a controllable second semiconductor switch. The first semiconductor switch and the second semiconductor switch of each half bridge circuit are arranged on that side of the first metallization layer of the circuit carrier facing away from the second insulation layer. The bonding wire is directly bonded to the intermediate metallization layer of the circuit carrier at a first bonding location.Type: GrantFiled: August 16, 2011Date of Patent: May 14, 2013Assignee: Infineon Technologies AGInventor: Daniel Domes
-
Publication number: 20130105960Abstract: A power module includes a substrate including an insulating member and a patterned metallization on the insulating member. The patterned metallization is segmented into a plurality of spaced apart metallization regions. Adjacent ones of the metallization regions are separated by a groove which extends through the patterned metallization to the insulating member. A first power transistor circuit includes a first power switch attached to a first one of the metallization regions and a second power switch attached to a second one of the metallization regions adjacent a first side of the first metallization region. A second power transistor circuit includes a third power switch attached to the first metallization region and a fourth power switch attached to a third one of the metallization regions adjacent a second side of the first metallization region which opposes the first side. The second power transistor circuit mirrors the first power transistor circuit.Type: ApplicationFiled: October 26, 2011Publication date: May 2, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Patrick Jones, Andre Christmann, Daniel Domes
-
Publication number: 20130094122Abstract: According to one embodiment of a capacitor module, the capacitor module includes a substrate having a metallization on a first side of the substrate, a plurality of connectors electrically coupled to the metallization and a plurality of capacitors disposed on the metallization. The plurality of capacitors includes a first set of capacitors electrically connected in parallel between a first set of the connectors and a second set of the connectors. The capacitor module further includes a housing enclosing the plurality of capacitors within the capacitor module.Type: ApplicationFiled: October 12, 2011Publication date: April 18, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Daniel Domes, Reinhold Bayerer
-
Publication number: 20130093046Abstract: According to one embodiment of a module, the module includes a plurality of gate driver chips coupled in parallel and having a common gate input, a common supply voltage and a common output. The chips are spaced apart from one another and have a combined width extending between an edge of a first outer one of the chips and an opposing edge of a second outer one of the chips. The module further includes a plurality of capacitors coupled in parallel between ground and the common supply voltage, and a transverse electromagnetic (TEM) transmission line medium coupled to the common output of the chips and having a current flow direction perpendicular to the combined width of the chips.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Reinhold Bayerer, Daniel Domes
-
Publication number: 20130082741Abstract: A circuit arrangement includes a reverse conducting transistor having a gate electrode and a load current path between an emitter and collector electrode. The transistor is configured to allow for conducting a load current in a forward direction and in a reverse direction through the load current path and activated or deactivated by a respective signal at the gate electrode. The circuit arrangement further includes a gate control unit and a monitoring unit. The gate control unit is connected to the gate electrode and configured to deactivate the transistor or prevent an activation of the transistor via the gate electrode when the transistor is in a reverse conducting state. The monitoring unit is configured to detect a sudden rise of a collector-emitter voltage of the reverse conducting transistor which occurs, when the load current crosses zero, while the transistor is deactivated or activation is prevented by the gate control unit.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Daniel Domes
-
Publication number: 20130043593Abstract: A semiconductor arrangement includes a circuit carrier, a bonding wire and at least N half bridge circuits. N is an integer that amounts to at least 1. The circuit carrier includes a first metallization layer, a second metallization layer, an intermediate metallization layer arranged between the first metallization layer and the second metallization layer, a first insulation layer arranged between the intermediate metallization layer and the second metallization layer, and a second insulation layer arranged between the first metallization layer and the intermediate metallization layer. Each of the half bridge circuits includes a first circuit node, a second circuit node and a third circuit node, a controllable first semiconductor switch and a controllable second semiconductor switch.Type: ApplicationFiled: August 16, 2011Publication date: February 21, 2013Applicant: INFINEON TECHNOLOGIES AGInventor: Daniel Domes
-
Patent number: 8228113Abstract: A power semiconductor module includes a normally on, controllable first power semiconductor switch including at least one first power semiconductor chip, and a normally off, controllable second power semiconductor switch including at least one second power semiconductor chip. The load paths of the first power semiconductor switch and of the second power semiconductor switch are connected in series. The control terminals of all first power semiconductor chips are permanently electrically conductively connected to a conductor track to which no load terminal of any of the first power semiconductor chips is permanently electrically conductively connected, and to which no load terminal and no control terminal of any of the second power semiconductor chips are permanently electrically conductively connected.Type: GrantFiled: October 28, 2010Date of Patent: July 24, 2012Assignee: Infineon Technologies AGInventor: Daniel Domes
-
Publication number: 20120175780Abstract: One embodiment provides a semiconductor chip including a semiconductor body and a power semiconductor component integrated therein. The power semiconductor component includes a load electrode zone arranged on a first surface of the semiconductor body, a control electrode zone arranged on the first surface, the control electrode zone being electrically insulated from the load electrode zone, and a resistance track arranged on the load electrode zone and the control electrode zone. The resistance track ensures an electrical connection between the load electrode zone and the control electrode zone.Type: ApplicationFiled: March 19, 2012Publication date: July 12, 2012Applicant: INFINEON TECHNOLOGIES AGInventors: Patrick Baginski, Reinhold Bayerer, Holger Ruething, Daniel Domes
-
Publication number: 20120112775Abstract: A circuit arrangement includes: a reverse conducting IGBT configured to allow for conducting a load current in a forward direction and in a reverse direction, the IGBT having a load current path and a gate electrode; a gate control unit connected to the gate electrode and configured to activate or deactivate the IGBT by charging or, respectively, discharging the gate electrode in accordance with a gate control signal; a gate driver unit configured to detect whether the IGBT conducts current in the forward direction or the reverse direction by sensing a gate current caused by a change of a voltage drop across the load path due to a changing of the reverse conducting IGBT into its reverse conducting state, the gate control unit further configured to deactivate the IGBT or to prevent an activation of the IGBT via its gate electrode when the gate driver unit detects that the IGBT is in its reverse conducting state.Type: ApplicationFiled: November 10, 2010Publication date: May 10, 2012Applicant: INFINEON TECHNOLOGIES AGInventor: Daniel Domes
-
Patent number: 8155916Abstract: One embodiment provides a circuit arrangement integrated in a semiconductor body. At least one power semiconductor component integrated in the semiconductor body and having a control connection and a load connection is provided. A resistance component is thermally coupled to the power semiconductor component and likewise integrated into the semiconductor body and arranged between the control connection and the load connection of the power semiconductor component. The resistance component has a temperature-dependent resistance characteristic curve. A driving and evaluation unit is designed to evaluate the current through the resistance component or the voltage drop across the resistance component and provides a temperature signal dependent thereon.Type: GrantFiled: July 7, 2008Date of Patent: April 10, 2012Assignee: Infineon Technologies AGInventors: Patrick Baginski, Reinhold Bayerer, Holger Ruething, Daniel Domes
-
Publication number: 20110254018Abstract: A semiconductor switching arrangement includes a normally on semiconductor component of a first conduction type and a normally off semiconductor component of a second conduction type which is the complement of the first conduction type. A load path of the normally off semiconductor component is connected in series with the load path of the normally on semiconductor component. A first actuation circuit connected between the control connection of the normally on semiconductor component and a load path connection of the normally on semiconductor component. The load path connection of the normally on semiconductor component is arranged between the normally on and normally off semiconductor components. A second actuation circuit is connected between the control connection of the normally off semiconductor component and a load path connection of the normally off semiconductor component.Type: ApplicationFiled: April 14, 2011Publication date: October 20, 2011Applicant: Infineon Technologies AGInventors: Daniel Domes, Uwe Jansen
-
Publication number: 20110216561Abstract: A power semiconductor assembly includes at least two bridge branches each including at least two circuit breakers connected to a phase output. Each of the circuit breakers has at least two parallel-connected switching elements integrated into a semiconductor chip. Each of the circuit breakers is arranged in a power semiconductor module and the individual power semiconductor modules are arranged adjacent to one another in a first direction. The semiconductor chips of a particular circuit breaker are arranged adjacent to one another in the corresponding power semiconductor module in a second direction extending perpendicular to the first direction.Type: ApplicationFiled: March 4, 2011Publication date: September 8, 2011Applicant: INFINEON TECHNOLOGIES AGInventors: Reinhold Bayerer, Daniel Domes
-
Publication number: 20110102054Abstract: A power semiconductor module includes a normally on, controllable first power semiconductor switch including at least one first power semiconductor chip, and a normally off, controllable second power semiconductor switch including at least one second power semiconductor chip. The load paths of the first power semiconductor switch and of the second power semiconductor switch are connected in series. The control terminals of all first power semiconductor chips are permanently electrically conductively connected to a conductor track to which no load terminal of any of the first power semiconductor chips is permanently electrically conductively connected, and to which no load terminal and no control terminal of any of the second power semiconductor chips are permanently electrically conductively connected.Type: ApplicationFiled: October 28, 2010Publication date: May 5, 2011Applicant: INFINEON TECHNOLOGIES AGInventor: Daniel Domes
-
Publication number: 20100001785Abstract: One embodiment provides a circuit arrangement integrated in a semiconductor body. At least one power semiconductor component integrated in the semiconductor body and having a control connection and a load connection is provided. A resistance component is thermally coupled to the power semiconductor component and likewise integrated into the semiconductor body and arranged between the control connection and the load connection of the power semiconductor component. The resistance component has a temperature-dependent resistance characteristic curve. A driving and evaluation unit is designed to evaluate the current through the resistance component or the voltage drop across the resistance component and provides a temperature signal dependent thereon.Type: ApplicationFiled: July 7, 2008Publication date: January 7, 2010Applicant: INFINEON TECHNOLOGIES AGInventors: Patrick Baginski, Reinhold Bayerer, Holger Ruething, Daniel Domes