Patents by Inventor Daniel J. Allen
Daniel J. Allen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170212721Abstract: A processing path may include a controller and a plurality of processing paths including a first processing path and a second processing path. The first path may be configured to generate a first digital signal based on an analog input signal and the second path may be configured to generate a second digital signal based on the analog input signal, wherein the first path has a lower gain and a higher noise floor than the second path. The controller may be configured to determine that a transition between the first path and the second path needs to occur based on the analog input signal crossing a threshold or a prediction that the input signal will cross the threshold and in response to determining the transition between the first path and the second path needs to occur, blend the transition during or near zero cross points of the analog input signal.Type: ApplicationFiled: January 21, 2016Publication date: July 27, 2017Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Aniruddha Satoskar, Daniel J. Allen, Edmund Mark Schneider, Tejasvi Das, Ku He, John L. Melanson
-
Publication number: 20170047939Abstract: An analog-to-digital converter (ADC) may include capability to sense and/or compensate for undesired effects when receiving input from a microphone. For example, a sense node may be provided between differential inputs, and that sense node separated from the differential inputs by two or more switches. The sense node may allow for a measurement of an average voltage of the differential inputs. The average voltage may be obtained activating the switches to sample the sampling capacitors coupled to the differential inputs. That average voltage may be used as common mode (CM) data. A controller may receive the CM data, along with differential mode (DM) data, and use the CM and DM data to determine undesired effects, such as DC or AC mismatch at the microphone interface. The controller may then generate a signal for applying compensation to the differential inputs to reduce or eliminate the undesired effects.Type: ApplicationFiled: August 12, 2016Publication date: February 16, 2017Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Ramin Zanbaghi, Aaron Brennan, Daniel J. Allen, John L. Melanson
-
Patent number: 9525940Abstract: In accordance with embodiments of the present disclosure, a processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise and increase dynamic range. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.Type: GrantFiled: September 3, 2014Date of Patent: December 20, 2016Assignee: Cirrus Logic, Inc.Inventors: Edmund Mark Schneider, Aniruddha Satoskar, Daniel J. Allen, Seyedeh Maryam Mortazavi Zanjani
-
Publication number: 20160365081Abstract: In accordance with embodiments of the present disclosure, a processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise, increase dynamic range, and mask audio artifacts associated with a change in noise floor. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.Type: ApplicationFiled: June 15, 2015Publication date: December 15, 2016Inventors: Aniruddha Satoskar, Daniel J. Allen, Edmund Mark Schneider
-
Patent number: 9148164Abstract: A processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise and increase dynamic range. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.Type: GrantFiled: September 8, 2014Date of Patent: September 29, 2015Assignee: Cirrus Logic, Inc.Inventors: Edmund Mark Schneider, Aniruddha Satoskar, Daniel J. Allen, Seyedeh Maryam Mortazavi Zanjani
-
Patent number: 9071268Abstract: A processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise and increase dynamic range. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.Type: GrantFiled: September 8, 2014Date of Patent: June 30, 2015Assignee: Cirrus Logic, Inc.Inventors: Edmund Mark Schneider, Aniruddha Satoskar, Daniel J. Allen, Seyedeh Maryam Mortazavi Zanjani
-
Patent number: 9071267Abstract: A processing system may include multiple selectable processing paths for processing an analog signal in order to reduce noise and increase dynamic range. Techniques are employed to transition between processing paths and calibrate operational parameters of the two paths in order to reduce or eliminate artifacts caused by switching between processing paths.Type: GrantFiled: September 8, 2014Date of Patent: June 30, 2015Assignee: Cirrus Logic, Inc.Inventors: Edmund Mark Schneider, Aniruddha Satoskar, Daniel J. Allen, Seyedeh Maryam Mortazavi Zanjani
-
Patent number: 8726057Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms.Type: GrantFiled: June 4, 2013Date of Patent: May 13, 2014Assignee: Altera CorporationInventor: Daniel J. Allen
-
Publication number: 20130262897Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a cock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms.Type: ApplicationFiled: June 4, 2013Publication date: October 3, 2013Applicant: ALTERA CORPORATIONInventor: Daniel J. Allen
-
Patent number: 8508148Abstract: A system for remote control of lights and small appliances utilizing miniature remote control units, and a method for easily and simply setting which remote controls control which item(s). Unlike conventional remote controls which are moved from place to place, these miniature remote controls are so small they may be removably mounted at each location needed, unobtrusively or even hidden. Receivers for the remote signal are described manufactured within a lamp socket assembly, a very short light bulb socket adapter, the light bulb itself, a wallswitch dimmer and an outlet adapter. One remote control can control multiple receivers, or vice versa, or any other combination, without conflict and with the combination set up or changed more intuitively than in completing systems. Appliances may be turned on or off and lights may be dimmed precisely or set flashing in unison to summon help.Type: GrantFiled: January 27, 2010Date of Patent: August 13, 2013Assignee: MagicLux, LLCInventors: Adam L Carley, Anthony D D'Amelio, James Edward Mandry, Daniel J Allen
-
Patent number: 8479030Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal.Type: GrantFiled: November 11, 2011Date of Patent: July 2, 2013Assignee: Altera CorporationInventor: Daniel J. Allen
-
Patent number: 8328582Abstract: A shortened adapter for a light bulb socket with highly overlapped male and female parts with an insulating hand-ring that extends only partially over the external surface of the adapter's female threading so it fits into the unthreaded collar of a light bulb socket, thereby significantly reducing the light bulb displacement. The shortened adapter can respond to an incoming signal and control the output of a light bulb. A reversible ring on the insulating hand-ring can change the adapter from being a dimmer to being an on-off control. A mechanism is disclosed to reversibly lock the adapter onto a light bulb. A miniature remote controller to work with the adapter is provided that has many advantages because of its very small size and compact shape. Further, one such controller can control several lights and several such controllers can control a single light in arbitrary combinations selected by the user.Type: GrantFiled: January 27, 2010Date of Patent: December 11, 2012Assignee: MagicLux, LLCInventors: Adam L Carley, Anthony D D'Amelio, James Edward Mandry, Daniel J Allen, Leonard R Weisberg
-
Publication number: 20120072756Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal.Type: ApplicationFiled: November 11, 2011Publication date: March 22, 2012Applicant: ALTERA CORPORATIONInventor: Daniel J. Allen
-
Patent number: 8086891Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms. In one form, this data is determined a priori from simulations or experiments made on a particular VRM or power supply unit and used to generate and store parameters that are known to optimally (quickly and without degradation of VRM or power supply performance) change the frequency of the clock processing circuit.Type: GrantFiled: August 4, 2009Date of Patent: December 27, 2011Assignee: Altera CorporationInventor: Daniel J. Allen
-
Patent number: 8008975Abstract: In at least one embodiment, an electronic system includes an amplifier having an on-chip charge pump to provide a gate boost voltage to boost a gate voltage of at least one on-chip field effect transistor (FET) of an output stage of an amplifier. In at least one embodiment, the gate boost voltage boosts the gate voltage higher than the supply voltage rail to increase an overdrive voltage of the on-chip FET. In at least one embodiment, the gate boost voltage boosts the DC bias of an input signal and, thus, generation of gate boost voltage by the on-chip charge pump is signal-independent, i.e. independent of the input signal. Increasing the overdrive voltage increases the efficiency of the amplifier by decreasing the difference between the maximum swing of the output voltage and the voltage supply rails of the at least one on-chip FET relative to conventional designs.Type: GrantFiled: March 31, 2009Date of Patent: August 30, 2011Assignee: Cirrus Logic, Inc.Inventors: Daniel J. Allen, Eric J. Swanson, Scott A. Woodford
-
Patent number: 7941592Abstract: One or more multi-level NAND flash cells are operated so as to store only single-level data, and these operations achieve an increased level of charge separation between the data states of the single-level operation by requiring a write to both the upper and lower pages, even though only one bit of data is being stored. That is, the second write operation increases the difference in floating gate charge between the erased state and the programmed state of the first write operation without changing the data in the flash memory cell. In one embodiment, a controller instructs the flash memory to perform two write operations for storing a single bit of data in an MLC flash cell. In another embodiment, the flash memory recognizes that a single write operation is directed a high reliability memory area and internally generates the required plurality of programming steps to place at least a predetermined amount of charge on the specified floating gate.Type: GrantFiled: August 14, 2008Date of Patent: May 10, 2011Inventors: Randy M. Bonella, Daniel J. Allen, Thomas J. Holman, Chung W. Lam, Hiroyuki Sakamoto
-
Patent number: 7894502Abstract: A system and method for generating a clock signal having spread spectrum modulation. The method involves generating a clock signal by generating edge positions for edges of the clock signal from a digital representation of a timing for each edge to impart spread spectrum modulation to the clock signal. A programmable modulator is provided that generates digital values representing edge positions for edges of a clock signal based on at least one of a time-varying period value and a time-varying duty-cycle value. The programmable modulator may comprise a first circuit, called a period modulation circuit, that generates a time-varying digital period value, and a second circuit, called a duty-cycle modulation circuit, that generates a time-varying digital duty-cycle value. The time-varying period values and time-varying duty cycle values are processed to produce a digital edge position value that specifies an edge position for a clock signal.Type: GrantFiled: July 1, 2008Date of Patent: February 22, 2011Assignee: Altera CorporationInventors: Adam L. Carley, Daniel J. Allen
-
Publication number: 20100042772Abstract: One or more multi-level NAND flash cells are operated so as to store only single-level data, and these operations achieve an increased level of charge separation between the data states of the single-level operation by requiring a write to both the upper and lower pages, even though only one bit of data is being stored. That is, the second write operation increases the difference in floating gate charge between the erased state and the programmed state of the first write operation without changing the data in the flash memory cell. In one embodiment, a controller instructs the flash memory to perform two write operations for storing a single bit of data in an MLC flash cell. In another embodiment, the flash memory recognizes that a single write operation is directed a high reliability memory area and internally generates the required plurality of programming steps to place at least a predetermined amount of charge on the specified floating gate.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Inventors: Randy M. Bonella, Daniel J. Allen, Thomas J. Holman, Chung W. Lam, Hiroyuki Sakamoto
-
Publication number: 20090292938Abstract: A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms. In one form, this data is determined a priori from simulations or experiments made on a particular VRM or power supply unit and used to generate and store parameters that are known to optimally (quickly and without degradation of VRM or power supply performance) change the frequency of the clock processing circuit.Type: ApplicationFiled: August 4, 2009Publication date: November 26, 2009Applicant: ALTERA CORPORATIONInventor: Daniel J. Allen
-
Patent number: RE41981Abstract: A waveform generator includes a plurality of delay elements such as in a delay line circuit of a free-running oscillator, phase locked loop (PLL) circuit or delay locked loop (DLL) circuit, an algebra module, a switching module and an output module. The oscillator includes a plurality of delay elements and a plurality of taps disposed between the delay elements, with each tap providing a uniquely phased, oscillating transition signal. The algebra module includes an algebra data input port, a clock input port and an algebra data output port. The algebra module generates a signal at the algebra data output port indicating a first rising edge of the arbitrary waveform in response to a signal received at the algebra data input port. The switching module includes a switch input port in electrical communication with the algebra data output port, a plurality of switch tap input ports in electrical communication oscillator taps and switch output port.Type: GrantFiled: September 30, 2008Date of Patent: December 7, 2010Assignee: Altera CorporationInventors: Adam L. Carley, Daniel J. Allen