Patents by Inventor Darin A. Chan
Darin A. Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7223640Abstract: A semiconductor component having analog and logic circuit elements manufactured from an SOI substrate and a method for manufacturing the semiconductor component. An SOI substrate has a support wafer coupled to an active wafer through an insulating material. Openings are formed in the active wafer, extend through the insulating material, and expose portions of the support wafer. Epitaxial semiconductor material is grown on the exposed portions of the support wafer. Analog circuitry is manufactured from the epitaxially grown semiconductor material and high performance logic circuitry is manufactured from the active wafer. The processing steps for manufacturing the analog circuitry are decoupled from the steps for manufacturing the high performance logic circuitry. A substrate contact is made from a portion of the epitaxially grown semiconductor material that is electrically isolated from the portion in which the analog circuitry is manufactured.Type: GrantFiled: March 3, 2005Date of Patent: May 29, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Mario M. Pelella, Darin A. Chan, Simon S. Chan
-
Patent number: 7151020Abstract: A method of forming an integrated circuit with a semiconductor substrate is provided. A gate dielectric is formed on the semiconductor substrate, and a gate is formed on the gate dielectric. Source/drain junctions are formed in the semiconductor substrate. A transition metal layer is formed on the source/drain junctions and on the gate. An interlayer dielectric is formed above the semiconductor substrate. Contacts are then formed in the interlayer dielectric, whereby a silicide is formed from the transition metal layer at a temperature no higher than the maximum temperature at which the interlayer dielectric and the contacts are formed.Type: GrantFiled: May 4, 2004Date of Patent: December 19, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Jeffrey P. Patton, Austin C. Frenkel, Thorsten Kammler, Robert J. Chiu, Errol Todd Ryan, Darin A. Chan, Paul R. Besser, Paul L. King, Minh Van Ngo
-
Publication number: 20060246707Abstract: An integrated circuit having a plurality of active areas separated from each other by a field region and a method for manufacturing the integrated circuit. A first polysilicon finger is formed over the first active area and the field region and a second polysilicon finger is formed over the second active area and the field region. A first dielectric layer is formed over the first active area and the field region and a second dielectric layer is formed over the second active area and the portion of the first dielectric layer over the field region. A first electrical interconnect is formed over and dielectrically isolated from the first polysilicon finger and a second electrical interconnect is formed over and dielectrically isolated from the second active area. The second electrical interconnect is electrically coupled to the second polysilicon finger.Type: ApplicationFiled: May 2, 2005Publication date: November 2, 2006Inventor: Darin Chan
-
Publication number: 20060208321Abstract: An integrated circuit is provided with a semiconductor substrate that is doped with a set concentration of an oxidizable dopant of a type that segregates to the top surface of a suicide when the semiconductor substrate is reacted to form such a silicide. A gate dielectric is on the semiconductor substrate, and a gate is on the gate dielectric. Source/drain junctions are in the semiconductor substrate. A silicide is on the source/drain junctions and dopant is segregated to the top surface of the silicide. The dopant on the top surface of the segregated dopant is oxidized to form an insulating layer of oxidized dopant above the silicide. An interlayer dielectric is above the semiconductor substrate. Contacts and connection points are in the interlayer dielectric to the insulating layer of oxidized dopant above the silicide.Type: ApplicationFiled: January 5, 2006Publication date: September 21, 2006Applicant: Advanced Micro Devices, Inc.Inventors: Darin Chan, Simon Chan, Paul King
-
Publication number: 20060197154Abstract: A semiconductor component having analog and logic circuit elements manufactured from an SOI substrate and a method for manufacturing the semiconductor component. An SOI substrate has a support wafer coupled to an active wafer through an insulating material. Openings are formed in the active wafer, extend through the insulating material, and expose portions of the support wafer. Epitaxial semiconductor material is grown on the exposed portions of the support wafer. Analog circuitry is manufactured from the epitaxially grown semiconductor material and high performance logic circuitry is manufactured from the active wafer. The processing steps for manufacturing the analog circuitry are decoupled from the steps for manufacturing the high performance logic circuitry. A substrate contact is made from a portion of the epitaxially grown semiconductor material that is electrically isolated from the portion in which the analog circuitry is manufactured.Type: ApplicationFiled: March 3, 2005Publication date: September 7, 2006Inventors: Mario Pelella, Darin Chan, Simon Chan
-
Patent number: 7023059Abstract: A method of forming an integrated circuit with a semiconductor substrate is provided. A gate dielectric is formed on the semiconductor substrate, and a gate is formed on the gate dielectric. Source/drain junctions are formed in the semiconductor substrate. A silicide is formed on the source/drain regions and on the gate. Trenches are formed in the semiconductor substrate around the gate. An interlayer dielectric is deposited above the semiconductor substrate, and contacts are then formed to the silicide.Type: GrantFiled: March 1, 2004Date of Patent: April 4, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Darin A. Chan, Simon Siu-Sing Chan, Jeffrey P. Patton, Jacques J. Bertrand
-
Patent number: 7015076Abstract: A method is provided of forming an integrated circuit with a semiconductor substrate that is doped with a set concentration of an oxidizable dopant of a type that segregates to the top surface of a silicide when the semiconductor substrate is reacted to form such a silicide. A gate dielectric is formed on the semiconductor substrate, and a gate is formed on the gate dielectric. Source/drain junctions are formed in the semiconductor substrate. A silicide is formed on the source/drain junctions and dopant is segregated to the top surface of the silicide. The dopant on the top surface of the segregated dopant is oxidized to form an insulating layer of oxidized dopant above the silicide. An interlayer dielectric is deposited above the semiconductor substrate. Contacts and connection points are then formed in the interlayer dielectric to the insulating layer of oxidized dopant above the silicide.Type: GrantFiled: March 1, 2004Date of Patent: March 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Darin A. Chan, Simon Siu-Sing Chan, Paul L. King
-
Publication number: 20050158963Abstract: Planarized STI with minimized topography is formed by selectively etching back the dielectric trench fill with respect to the polish stop film prior to removing the polish stop film. Embodiments include etching back a silicon oxide trench filled to a depth of about 200 ? to about 1,500 ?, and then stripping a silicon nitride polish stop layer leaving a substantially planarized surface, thereby improving the accuracy of subsequent gate electrode patterning and reducing stringers.Type: ApplicationFiled: January 20, 2004Publication date: July 21, 2005Inventors: Darin Chan, Simon Chan, Angela Hui
-
Patent number: 6812077Abstract: Patterning of a gate line is terminated prior to etching completely through the conductive layer from which it is patterned. Surfaces of the conductive layer are then reacted in a reactive atmosphere, and the reacted surfaces are removed, creating a narrow gate line. The protection provided by the remaining portion of the conductive layer during reaction protects the lower corners of the patterned feature from undercutting growth of reacted material. Alternatively, a gate line is patterned from a multi-layered conductive structure that includes a lower conductive layer and an upper conductive layer that exhibits higher reactivity in a reactive atmosphere than the lower layer. The upper layer is patterned and then the structure is reacted in the reactive atmosphere. Reacted portions of the upper layer are then removed and the lower layer is patterned in a self-aligned manner to complete the formation of a gate line and gate insulator.Type: GrantFiled: November 19, 2002Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Darin Chan, Douglas J. Bonser, Mark S. Chang
-
Patent number: 6780776Abstract: A method of forming a semiconductor device provides a gate electrode on a substrate and forms a polysilicon reoxidation layer over the substrate and the gate electrode. A nitride layer is deposited over the polysilicon reoxidation layer and anisotropically etched The etching stops on the polysilicon reoxidation layer, with nitride offset spacers being formed on the gate electrode. The use of the polysilicon reoxidation layer as an etch stop layer prevents the gouging of the silicon substrate underneath the nitride layer, while allowing the offset spacers to be formed.Type: GrantFiled: December 20, 2001Date of Patent: August 24, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Wen-Jie Qi, John G. Pellerin, William G. En, Mark W. Michael, Darin A. Chan
-
Patent number: 6764949Abstract: A hardmask stack is comprised of alternating layers of doped amorphous carbon and undoped amorphous carbon. The undoped amorphous carbon layers serve as buffer layers that constrain the effects of compressive stress within the doped amorphous carbon layers to prevent delamination. The stack is provided with a top capping layer. The layer beneath the capping layer is preferably undoped amorphous carbon to reduce photoresist poisoning. An alternative hardmask stack is comprised of alternating layers of capping material and amorphous carbon. The amorphous carbon layers may be doped or undoped. The capping material layers serve as buffer layers that constrain the effects of compressive stress within the amorphous carbon layers to prevent delamination. The top layer of the stack is formed of a capping material. The layer beneath the top layer is preferably undoped amorphous carbon to reduce photoresist poisoning.Type: GrantFiled: December 30, 2002Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Douglas J. Bonser, Marina V. Plat, Chih Yuh Yang, Scott A. Bell, Darin Chan, Philip A. Fisher, Christopher F. Lyons, Mark S. Chang, Pei-Yuan Gao, Marilyn I. Wright, Lu You, Srikanteswara Dakshina-Murthy
-
Patent number: 6764947Abstract: A silicon oxide stress relief portion is provided between an amorphous carbon hardmask and a polysilicon layer to be etched to form a gate line. The stress relief portion relieves stress between the hardmask and the polysilicon, thereby reducing the risk of delamination of the hardmask prior to patterning of the polysilicon. The stress relief portion may be trimmed prior to patterning and used as an etch mask for patterning the polysilicon. The amorphous carbon hardmasked may be trimmed prior to patterning the stress relief portion to achieve a further reduction in gate line width.Type: GrantFiled: February 14, 2003Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Darin Chan, Douglas J. Bonser, Marina V. Plat, Marilyn I. Wright, Chih Yuh Yang, Lu You, Scott A. Bell, Philip A. Fisher
-
Patent number: 6764917Abstract: A method of manufacturing a semiconductor device includes providing a silicon semiconductor layer over an insulating layer, and partially removing a first portion of the silicon layer. The silicon layer includes the first portion and a second portion, and a thickness of the second portion is greater than a thickness of the first portion. Initially, the first and second portions of the silicon layer initially can have the same thickness. A semiconductor device is also disclosed.Type: GrantFiled: December 20, 2001Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Darin A. Chan, William G. En, John G. Pellerin, Mark W. Michael
-
Method for fabricating a semiconductor device using amorphous carbon having improved etch resistance
Patent number: 6750127Abstract: An amorphous carbon layer is implanted with one or more dopants that enhance the etch resistivity of the amorphous carbon to etchants such as chlorine and HBr that are typically used to etch polysilicon. Such a layer may be pattern to form a handmask for etching polysilicon that provides improved pattern transfer accuracy compared to conventional undoped amorphous carbon.Type: GrantFiled: February 14, 2003Date of Patent: June 15, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Mark S. Chang, Darin Chan, Chih Yuh Yang, Lu You, Scott A. Bell, Srikanteswara Dakshina-Murthy, Douglas J. Bonser -
Publication number: 20040023475Abstract: A hardmask stack is comprised of alternating layers of doped amorphous carbon and undoped amorphous carbon. The undoped amorphous carbon layers serve as buffer layers that constrain the effects of compressive stress within the doped amorphous carbon layers to prevent delamination. The stack is provided with a top capping layer. The layer beneath the capping layer is preferably undoped amorphous carbon to reduce photoresist poisoning. An alternative hardmask stack is comprised of alternating layers of capping material and amorphous carbon. The amorphous carbon layers may be doped or undoped. The capping material layers serve as buffer layers that constrain the effects of compressive stress within the amorphous carbon layers to prevent delamination. The top layer of the stack is formed of a capping material. The layer beneath the top layer is preferably undoped amorphous carbon to reduce photoresist poisoning.Type: ApplicationFiled: December 30, 2002Publication date: February 5, 2004Applicant: Advanced Micro Devices, Inc.Inventors: Douglas J. Bonser, Marina V. Plat, Chih Yuh Yang, Scott A. Bell, Darin Chan, Philip A. Fisher, Christopher F. Lyons, Mark S. Chang, Pei-Yuan Gao, Marilyn I. Wright, Lu You, Srikanteswara Dakshina-Murthy
-
Patent number: 6566176Abstract: A transistor device on an SOI wafer includes a metal connect that is in contact with an underside (a bottom surface) of a body of the device. A part of the metal connect is between an active semiconductor region of the device and an underlying buried insulator layer. The metal connect is also in contact with a source of the device, thereby providing some electrical coupling between the source and the body, and as a result reducing or eliminating floating body effects in the device. A method of forming the metal interconnect includes etching away part of the buried insulator layer, for example by lateral etching or isotropic etching, and filling with metal, for example by chemical vapor deposition.Type: GrantFiled: July 16, 2002Date of Patent: May 20, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Darin A. Chan
-
Patent number: 6521510Abstract: A method of isolation of active islands on a silicon-on-insulator semiconductor device, including steps of (1) providing a silicon-on-insulator semiconductor wafer having a silicon active layer, a dielectric insulation layer and a silicon substrate; (2) etching through the silicon active layer to form an isolation trench, the isolation trench defining an active island in the silicon active layer, the active island having at least one upper sharp corner; (3) rounding the at least one upper sharp corner of the active island, whereby at least one strained edge portion of the active island is formed; (4) removing at least a part of the at least one strained edge portion; and (5) at least partially filling the isolation trench with a dielectric trench isolation material to form a shallow trench isolation structure. An SOI wafer semiconductor device having a STI isolation structure free from a strained edge portion and a bird's beak.Type: GrantFiled: March 25, 2002Date of Patent: February 18, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Philip Fisher, Darin A. Chan
-
Patent number: 6441435Abstract: A transistor device on an SOI wafer includes a metal connect that is in contact with an underside (a bottom surface) of a body of the device. A part of the metal connect is between an active semiconductor region of the device and an underlying buried insulator layer. The metal connect is also in contact with a source of the device, thereby providing some electrical coupling between the source and the body, and as a result reducing or eliminating floating body effects in the device. A method of forming the metal interconnect includes etching away part of the buried insulator layer, for example by lateral etching or isotropic etching, and filling with metal, for example by chemical vapor deposition.Type: GrantFiled: January 31, 2001Date of Patent: August 27, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Darin A. Chan
-
Patent number: 6403492Abstract: A method of trench isolation includes removal of insulation material after planarization of the insulation material and before stripping of a nitride layer such as polish stop layer. The removal of insulation material may be accomplished, for example, by etching. The amount of material removed may be selected so that a surface of the device is substantially planar after one or more subsequent processing steps.Type: GrantFiled: February 2, 2001Date of Patent: June 11, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Darin A. Chan
-
Patent number: 6399480Abstract: At least one patterned dielectric layer is provided within a transistor arrangement to prevent a local interconnect from electrically contacting,the gate conductor due to misalignments during the damascene formation of etched openings used in forming local interconnects. By selectively etching through a plurality of dielectric layers during the local interconnect etching process, the patterned dielectric layer is left in place to prevent short-circuiting of the gate to an adjacent local interconnect that is slightly misaligned.Type: GrantFiled: February 29, 2000Date of Patent: June 4, 2002Assignee: Advanced Micro Devices, Inc.Inventors: William G. En, Darin A. Chan, David K. Foote, Fei Wang, Minh Van Ngo