Patents by Inventor Debra M. Bell
Debra M. Bell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240143195Abstract: Apparatuses and methods related to memory authentication. Memory devices can be authenticated utilizing authentication codes. An authentication code can be generated based on information stored in a fuse array of the memory device. The authentication code can be stored in the memory device. The stored authentication code can be compared to a captured authentication code based on fuse array information broadcast to memory components of the memory device. The authenticity of the memory device can be determined based on the comparison and can result in placing the memory device in an unlocked state.Type: ApplicationFiled: January 4, 2024Publication date: May 2, 2024Inventors: Rachael R. Carlson, Aparna U. Limaye, Diana C. Majerus, Debra M. Bell, Shea M. Morrison
-
Patent number: 11967353Abstract: Memory devices and systems with programmable refresh order and stagger times are disclosed herein. In one embodiment, a memory device includes a first memory bank group and a second memory bank group. The memory device is configured, in response to a refresh command, to perform a first refresh operation on the first memory bank group at a first time and a second refresh operation on the second memory bank group at a second time after the first time. The memory device is further configured to perform, in response to a read or write command, a read or write operation on the first memory bank group, the second memory bank group, or both the first and second memory bank groups after beginning the first refresh operation and before completing the second refresh operation.Type: GrantFiled: September 21, 2022Date of Patent: April 23, 2024Inventors: Vaughn N. Johnson, Debra M. Bell, Miles S. Wiscombe, Brian T. Pecha, Kyle Alexander
-
Patent number: 11934326Abstract: Memory devices and systems with improved command/address bus utilization are disclosed herein. In one embodiment, a memory device comprises a plurality of external command/address terminals and a command decoder. The plurality of external command/address terminals are configured to receive a command as a corresponding plurality of command/address bits. A first set of the command/address bits indicate a read or write operation. A second set of the command/address bits indicate whether to execute a refresh operation. The memory device is configured to, in response to the first set of command/address bits, execute the read or write operation on a portion of a memory array. The memory device is further configured to, in response to the second set of command/address bits, execute the refresh operation to refresh at least one memory bank of the memory array when the second set of command/address bits indicate that the refresh operation should be executed.Type: GrantFiled: August 6, 2022Date of Patent: March 19, 2024Inventors: Debra M. Bell, Vaughn N. Johnson, Kyle Alexander, Gary L. Howe, Brian T. Pecha, Miles S. Wiscombe
-
Publication number: 20240078153Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which a host device may access a group of memory cells (e.g., portion of an array configurable to store ECC parity bits) otherwise reserved for ECC functionality of a memory device. The memory device may include a register to indicate whether its ECC functionality is enabled or disabled. When the register indicates the ECC functionality is disabled, the memory device may increase a storage capacity available to the host device by making the group of memory cells available for user-accessible data. Additionally or alternatively, the memory device may store metadata associated with various operational aspects of the memory device in the group of memory cells. Moreover, the memory device may modify a burst length to accommodate additional information to be stored in or read from the group of memory cells.Type: ApplicationFiled: May 8, 2023Publication date: March 7, 2024Inventors: Aaron Jannusch, Brett K. Dodds, Debra M. Bell, Joshua E. Alzheimer, Scott E. Smith
-
Patent number: 11908508Abstract: Memory devices and systems with partial array refresh control over memory regions in a memory array, and associated methods, are disclosed herein. In one embodiment, a memory device includes a memory array having a first memory region and a second memory region. The memory device is configured to write data to the memory array in accordance with a programming sequence by initially writing data to unutilized memory cells of the first memory region before initially writing data to unutilized memory cells of the second memory region. The memory device is further configured to determine that the data stored on the first and/or second memory regions is not consolidated, and to consolidate at least a portion of the data by rewriting the portion of the data to physically or logically contiguous memory cells of the first memory region and/or the second memory region.Type: GrantFiled: March 1, 2022Date of Patent: February 20, 2024Inventors: Dale H. Hiscock, Debra M. Bell, Michael Kaminski, Joshua E. Alzheimer, Anthony D. Veches, James S. Rehmeyer
-
Publication number: 20240036629Abstract: Systems, apparatuses, and methods related to using memory device sensors are described. Some memory system or device types include sensors embedded in their circuitry. For instance, a device can be coupled to a memory device with an embedded sensor. The memory device can transmit the data generated by the embedded sensor using a sensor output coupled to the device. The memory device may generate, based at least in part on a characteristic of a memory device, a signal from a sensor embedded in the memory device and transmit the signal generated by the sensor from the memory device to another device coupled to the memory device.Type: ApplicationFiled: October 12, 2023Publication date: February 1, 2024Inventors: Debra M. Bell, Roya Baghi, Erica M. Gove, Zahra Hosseinimakarem, Cheryl M. O'Donnell
-
Publication number: 20240028242Abstract: Methods, systems, and devices for scrub rate control for a memory device are described. For example, during a scrub operation, a memory device may perform an error correction operation on data read from a memory array of the memory device. The memory device may determine a quantity of errors detected or corrected during the scrub operation and determine a condition of the memory array based on the quantity of errors. The memory device may indicate the determined condition of the memory array to a host device. In some cases, the memory device may perform scrub operations based on one or more condition of the memory array. For example, as a condition of the memory array deteriorates, the memory device may perform scrub operations at an increased rate.Type: ApplicationFiled: August 2, 2023Publication date: January 25, 2024Inventors: Aaron P. Boehm, Debra M. Bell
-
Patent number: 11880457Abstract: Apparatuses and methods related to detecting synchronization between multiple devices. The security of a device may be compromised if the device receives commands from unauthorized sources. A state of a device can be affected by the commands the device receives. A different device can determine whether there is synchronicity between device and the different device to determine whether the security of the device may have been compromised.Type: GrantFiled: September 27, 2019Date of Patent: January 23, 2024Assignee: Micron Technology, Inc.Inventors: Aparna U. Limaye, Diana C. Majerus, Rachael R. Carlson, Shea M. Morrison, Debra M. Bell
-
Patent number: 11880574Abstract: Apparatuses and methods related to memory authentication. Memory devices can be authenticated utilizing authentication codes. An authentication code can be generated based on information stored in a fuse array of the memory device. The authentication code can be stored in the memory device. The stored authentication code can be compared to a captured authentication code based on fuse array information broadcast to memory components of the memory device. The authenticity of the memory device can be determined based on the comparison and can result in placing the memory device in an unlocked state.Type: GrantFiled: October 8, 2021Date of Patent: January 23, 2024Inventors: Rachael R. Carlson, Aparna U. Limaye, Diana C Majerus, Debra M. Bell, Shea M. Morrison
-
Patent number: 11829366Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, methods, and memories that are capable of performing pattern matching operations within a memory device. The pattern matching operations may be performed on data stored within the memory based on a pattern stored in a register. The result of the pattern matching operation may be provided by the memory. The data on which the pattern matching operation is performed may not be output from the memory during the pattern matching operation.Type: GrantFiled: August 15, 2022Date of Patent: November 28, 2023Assignee: MICRON TECHNOLOGY, INC.Inventors: Debra M. Bell, Libo Wang, Di Wu, James S. Rehmeyer, Anthony D. Veches
-
Patent number: 11789519Abstract: Systems, apparatuses, and methods related to using memory device sensors are described. Some memory system or device types include sensors embedded in their circuitry. For instance, a device can be coupled to a memory device with an embedded sensor. The memory device can transmit the data generated by the embedded sensor using a sensor output coupled to the device. The memory device may generate, based at least in part on a characteristic of a memory device, a signal from a sensor embedded in the memory device and transmit the signal generated by the sensor from the memory device to another device coupled to the memory device.Type: GrantFiled: August 22, 2022Date of Patent: October 17, 2023Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Roya Baghi, Erica M. Gove, Zahra Hosseinimakarem, Cheryl M. O'Donnell
-
Patent number: 11755412Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which a host device may directly access a portion of memory array that is otherwise reserved for ECC functionality of a memory device. The memory array may correspond to a set of memory addresses, where each memory address of the set corresponds to a first portion of the memory array (e.g., user data plane) and to a second portion of the memory array (e.g., ECC plane). The second portion may be configured to store ECC data or second user data or metadata based on whether the ECC functionality is enabled or disabled. The memory device may determine a command directed to the memory address of the set is configured to access the first portion or the second portion based on a status of a pin associated with the command.Type: GrantFiled: December 1, 2021Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventors: Todd M. Buerkle, Debra M. Bell, Joshua E. Alzheimer
-
Patent number: 11748021Abstract: Methods, systems, and devices for scrub rate control for a memory device are described. For example, during a scrub operation, a memory device may perform an error correction operation on data read from a memory array of the memory device. The memory device may determine a quantity of errors detected or corrected during the scrub operation and determine a condition of the memory array based on the quantity of errors. The memory device may indicate the determined condition of the memory array to a host device. In some cases, the memory device may perform scrub operations based on one or more condition of the memory array. For example, as a condition of the memory array deteriorates, the memory device may perform scrub operations at an increased rate.Type: GrantFiled: November 3, 2021Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Aaron P. Boehm, Debra M. Bell
-
Patent number: 11735247Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to monitor degradations in word line characteristics. The memory device may generate a reference signal in response to an access command directed to a memory array including a plurality of word lines, in some embodiments. The memory array may include a victim word line configured to accumulate adverse effects of executing multiple access commands at the word lines of the memory array. When the degradation in the word line characteristics causes reliability issues (e.g., corrupted data), the memory array is deemed unreliable, and may be blocked from memory operations. The memory device may compare the reference signal and a signal from the victim word line to determine whether preventive measures may be appropriate to avoid (or mitigate) such reliability issues.Type: GrantFiled: February 15, 2022Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventors: Gitanjali T. Ghosh, Debra M. Bell, Arunmozhi R. Subramaniam, Roya Baghi, Deepika Thumsi Umesh, Sue-Fern Ng
-
Patent number: 11687403Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which a host device may access a group of memory cells (e.g., portion of an array configurable to store ECC parity bits) otherwise reserved for ECC functionality of a memory device. The memory device may include a register to indicate whether its ECC functionality is enabled or disabled. When the register indicates the ECC functionality is disabled, the memory device may increase a storage capacity available to the host device by making the group of memory cells available for user-accessible data. Additionally or alternatively, the memory device may store metadata associated with various operational aspects of the memory device in the group of memory cells. Moreover, the memory device may modify a burst length to accommodate additional information to be stored in or read from the group of memory cells.Type: GrantFiled: June 17, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Aaron Jannusch, Brett K. Dodds, Debra M. Bell, Joshua E. Alzheimer, Scott E. Smith
-
Patent number: 11682435Abstract: Tracking circuitry may be used to determine if commands and/or command sequences include illegal commands and/or illegal command sequences. If the commands and/or command sequences include illegal commands and/or illegal command sequences, the tracking circuitry may activate signals that prevent execution of the commands and/or notice of the detected illegal commands and/or command sequences.Type: GrantFiled: July 7, 2022Date of Patent: June 20, 2023Assignee: Micron Technology, Inc.Inventors: Di Wu, Debra M. Bell, Anthony D. Veches, James S. Rehmeyer, Libo Wang
-
Publication number: 20230186619Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, methods for performing operations associated with machine learning. Machine learning operations may include processing a data set, training a machine learning algorithm, and applying a trained algorithm to a data set. Some of the machine learning operations, such as pattern matching operations, may be performed within a memory device.Type: ApplicationFiled: February 3, 2023Publication date: June 15, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Di Wu, Anthony D. Veches, James S. Rehmeyer, Debra M. Bell, Libo Wang
-
Patent number: 11676052Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, methods for an internet of things (IoT) system to include edge devices that perform at least some functions without communicating with a cloud computing system. An edge device may include a memory with on-memory pattern matching capabilities. The edge device may perform pattern matching operations on data collected by the edge device or sensors in communication with the edge device. Based on results of the pattern matching operations, the edge device may perform various functions, such as transmitting data to the cloud computing system, activating an alarm, and/or changing a frequency at which data is transmitted.Type: GrantFiled: April 15, 2020Date of Patent: June 13, 2023Assignee: MICRON TECHNOLOGY, INC.Inventors: Debra M. Bell, James S. Rehmeyer, Brett K. Dodds, Anthony D. Veches, Libo Wang, Di Wu
-
Patent number: 11669251Abstract: Apparatuses and methods related to updating data lines for data generation in, for example, a memory device or a computing system that includes a memory device. Updating data lines can include updating a plurality of data lines. The plurality of data lines can provide data form the memory array responsive to a receipt of the access command. The plurality of data lines can also be updated responsive to a determination that an access command received at a memory device is unauthorized.Type: GrantFiled: July 1, 2022Date of Patent: June 6, 2023Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Naveh Malihi
-
Patent number: 11663124Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, methods, and memories that are capable of performing pattern matching operations within a memory device. The pattern matching operations may be performed on data stored within the memory based on a pattern stored in a register. The result of the pattern matching operation may be provided by the memory. The data may be retrieved from a memory array for the pattern matching operation by a read operation, a refresh operation, an error correction operation, and/or a pattern matching operation. The data may be retrieved from incoming data input lines instead of or in addition to the memory array. How the data is stored or retrieved for pattern matching operations may be controlled by a memory controller.Type: GrantFiled: February 25, 2020Date of Patent: May 30, 2023Assignee: Micron Technology, Inc.Inventors: James S. Rehmeyer, Libo Wang, Anthony D. Veches, Debra M. Bell, Di Wu