Patents by Inventor Debra M. Bell
Debra M. Bell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11422713Abstract: Methods, systems, and devices for a memory error indicator related to high-reliability applications are described. A memory device may perform error detection procedures to monitor trends in the quantity of bit errors as an indication of the health of the memory device. A memory device may perform error detection procedures concurrently with refresh procedures to detect a quantity of errors (e.g., in a memory array) without degrading the performance of the device or the memory array. The memory device may compare a quantity of errors detected (e.g., in the memory array) with one or more previously detected quantities of errors to determine one or more differences in the quantities of errors. The memory device may generate an error metric based on the differences, and may determine whether the error metric satisfies a threshold. The memory device may output a status indicator (e.g., to a host device) based on whether the error metric satisfies the threshold.Type: GrantFiled: January 25, 2021Date of Patent: August 23, 2022Assignee: Micron Technology, Inc.Inventors: Erika Prosser, Aaron P. Boehm, Debra M. Bell
-
Patent number: 11410713Abstract: Tracking circuitry may be used to determine if commands and/or command sequences include illegal commands and/or illegal command sequences. If the commands and/or command sequences include illegal commands and/or illegal command sequences, the tracking circuitry may activate signals that prevent execution of the commands and/or notice of the detected illegal commands and/or command sequences.Type: GrantFiled: April 6, 2020Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventors: Di Wu, Debra M. Bell, Anthony D. Veches, James S. Rehmeyer, Libo Wang
-
Patent number: 11409674Abstract: Memory devices and systems with improved command/address bus utilization are disclosed herein. In one embodiment, a memory device comprises a plurality of external command/address terminals and a command decoder. The plurality of external command/address terminals are configured to receive a command as a corresponding plurality of command/address bits. A first set of the command/address bits indicate a read or write operation. A second set of the command/address bits indicate whether to execute a refresh operation. The memory device is configured to, in response to the first set of command/address bits, execute the read or write operation on a portion of a memory array. The memory device is further configured to, in response to the second set of command/address bits, execute the refresh operation to refresh at least one memory bank of the memory array when the second set of command/address bits indicate that the refresh operation should be executed.Type: GrantFiled: October 2, 2020Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Vaughn N. Johnson, Kyle Alexander, Gary L. Howe, Brian T. Pecha, Miles S. Wiscombe
-
Patent number: 11379124Abstract: Apparatuses and methods related to updating data lines for data generation in, for example, a memory device or a computing system that includes a memory device. Updating data lines can include updating a plurality of data lines. The plurality of data lines can provide data form the memory array responsive to a receipt of the access command. The plurality of data lines can also be updated responsive to a determination that an access command received at a memory device is unauthorized.Type: GrantFiled: January 13, 2021Date of Patent: July 5, 2022Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Naveh Malihi
-
Publication number: 20220189540Abstract: Memory devices and systems with partial array refresh control over memory regions in a memory array, and associated methods, are disclosed herein. In one embodiment, a memory device includes a memory array having a first memory region and a second memory region. The memory device is configured to write data to the memory array in accordance with a programming sequence by initially writing data to unutilized memory cells of the first memory region before initially writing data to unutilized memory cells of the second memory region. The memory device is further configured to determine that the data stored on the first and/or second memory regions is not consolidated, and to consolidate at least a portion of the data by rewriting the portion of the data to physically or logically contiguous memory cells of the first memory region and/or the second memory region.Type: ApplicationFiled: March 1, 2022Publication date: June 16, 2022Inventors: Dale H. Hiscock, Debra M. Bell, Michael Kaminski, Joshua E. Alzheimer, Anthony D. Veches, James S. Rehmeyer
-
Patent number: 11361808Abstract: Apparatuses and methods for selective row refreshes are disclosed herein. An example apparatus may include a refresh control circuit. The refresh control circuit may be configured to receive a target address associated with a target plurality of memory cells from an address bus. The refresh control circuit may further be configured to provide a proximate address to the address bus responsive, at least in part, to determining that a number of refresh operations have occurred. In some examples, a plurality of memory cells associated with the proximate address may be a plurality of memory cells adjacent the target plurality of memory cells.Type: GrantFiled: October 15, 2018Date of Patent: June 14, 2022Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Jeff A. McClain, Brian P. Callaway
-
Publication number: 20220172771Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to conditionally activate certain rows during refresh operations such that the memory devices can execute operations directed to the activated rows concurrently with the refresh operations. In some embodiments, the memory device receives an activate (ACT) command directed to a section of a memory bank while performing refresh operations for the memory bank. The memory device may carry out the ACT command if certain conditions are satisfied not to corrupt the data being refreshed. Subsequently, the memory device generates a signal to indicate the ACT command has been accepted to activate a row identified by the ACT command. Further, the memory device can perform subsequent access commands directed to the row, in parallel with the refresh operations.Type: ApplicationFiled: November 30, 2020Publication date: June 2, 2022Inventors: Miles S. Wiscombe, Debra M. Bell, Brian T. Pecha, Vaughn N. Johnson, Kyle Alexander
-
Publication number: 20220172768Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to monitor degradations in word line characteristics. The memory device may generate a reference signal in response to an access command directed to a memory array including a plurality of word lines, in some embodiments. The memory array may include a victim word line configured to accumulate adverse effects of executing multiple access commands at the word lines of the memory array. When the degradation in the word line characteristics causes reliability issues (e.g., corrupted data), the memory array is deemed unreliable, and may be blocked from memory operations. The memory device may compare the reference signal and a signal from the victim word line to determine whether preventive measures may be appropriate to avoid (or mitigate) such reliability issues.Type: ApplicationFiled: February 15, 2022Publication date: June 2, 2022Inventors: Gitanjali T. Ghosh, Debra M. Bell, Arunmozhi R. Subramaniam, Roya Baghi, Deepika Thumsi Umesh, Sue-Fern Ng
-
Publication number: 20220148647Abstract: Memory devices and systems with programmable refresh order and stagger times are disclosed herein. In one embodiment, a memory device includes a first memory bank group and a second memory bank group. The memory device is configured, in response to a refresh command, to perform a first refresh operation on the first memory bank group at a first time and a second refresh operation on the second memory bank group at a second time after the first time. The memory device is further configured to perform, in response to a read or write command, a read or write operation on the first memory bank group, the second memory bank group, or both the first and second memory bank groups after beginning the first refresh operation and before completing the second refresh operation.Type: ApplicationFiled: November 12, 2020Publication date: May 12, 2022Inventors: Vaughn N. Johnson, Debra M. Bell, Miles S. Wiscombe, Brian T. Pecha, Kyle Alexander
-
Publication number: 20220129185Abstract: Methods, systems, and devices for scrub rate control for a memory device are described. For example, during a scrub operation, a memory device may perform an error correction operation on data read from a memory array of the memory device. The memory device may determine a quantity of errors detected or corrected during the scrub operation and determine a condition of the memory array based on the quantity of errors. The memory device may indicate the determined condition of the memory array to a host device. In some cases, the memory device may perform scrub operations based on one or more condition of the memory array. For example, as a condition of the memory array deteriorates, the memory device may perform scrub operations at an increased rate.Type: ApplicationFiled: November 3, 2021Publication date: April 28, 2022Inventors: Aaron P. Boehm, Debra M. Bell
-
Publication number: 20220107905Abstract: Memory devices and systems with improved command/address bus utilization are disclosed herein. In one embodiment, a memory device comprises a plurality of external command/address terminals and a command decoder. The plurality of external command/address terminals are configured to receive a command as a corresponding plurality of command/address bits. A first set of the command/address bits indicate a read or write operation. A second set of the command/address bits indicate whether to execute a refresh operation. The memory device is configured to, in response to the first set of command/address bits, execute the read or write operation on a portion of a memory array. The memory device is further configured to, in response to the second set of command/address bits, execute the refresh operation to refresh at least one memory bank of the memory array when the second set of command/address bits indicate that the refresh operation should be executed.Type: ApplicationFiled: October 2, 2020Publication date: April 7, 2022Inventors: Debra M. Bell, Vaughn N. Johnson, Kyle Alexander, Gary L. Howe, Brian T. Pecha, Miles S. Wiscombe
-
Publication number: 20220091938Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which a host device may directly access a portion of memory array that is otherwise reserved for ECC functionality of a memory device. The memory array may correspond to a set of memory addresses, where each memory address of the set corresponds to a first portion of the memory array (e.g., user data plane) and to a second portion of the memory array (e.g., ECC plane). The second portion may be configured to store ECC data or second user data or metadata based on whether the ECC functionality is enabled or disabled. The memory device may determine a command directed to the memory address of the set is configured to access the first portion or the second portion based on a status of a pin associated with the command.Type: ApplicationFiled: December 1, 2021Publication date: March 24, 2022Inventors: Todd M. Buerkle, Debra M. Bell, Joshua E. Alzheimer
-
Patent number: 11282562Abstract: Methods, systems, and devices for refresh-related activation in memory are described. A memory device may conduct a refresh operation to preserve the integrity of data. A refresh operation may be associated with a refresh time where the memory device is unable to execute or issue any commands (e.g., access commands). By posting (e.g., saving) one or more commands and/or row addresses during the refresh time, the memory device may be configured to execute the saved commands and/or re-open one or more rows associated with the saved row addresses at a later time (e.g., upon completion of the refresh operation). Accordingly, fewer commands may be issued to activate the memory cells after the refresh time.Type: GrantFiled: January 27, 2021Date of Patent: March 22, 2022Assignee: Micron Technology, Inc.Inventors: Stephen Michael Kaminski, Anthony D. Veches, James S. Rehmeyer, Debra M. Bell, Dale Herber Hiscock, Joshua E. Alzheimer
-
Patent number: 11276454Abstract: Memory devices and systems with partial array refresh control over memory regions in a memory array, and associated methods, are disclosed herein. In one embodiment, a memory device includes a memory array having a first memory region and a second memory region. The memory device is configured to write data to the memory array in accordance with a programming sequence by initially writing data to unutilized memory cells of the first memory region before initially writing data to unutilized memory cells of the second memory region. The memory device is further configured to determine that the data stored on the first and/or second memory regions is not consolidated, and to consolidate at least a portion of the data by rewriting the portion of the data to physically or logically contiguous memory cells of the first memory region and/or the second memory region.Type: GrantFiled: July 27, 2020Date of Patent: March 15, 2022Assignee: Micron Technology, Inc.Inventors: Dale H. Hiscock, Debra M. Bell, Michael Kaminski, Joshua E. Alzheimer, Anthony D. Veches, James S. Rehmeyer
-
Patent number: 11270757Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to monitor degradations in word line characteristics. The memory device may generate a reference signal in response to an access command directed to a memory array including a plurality of word lines, in some embodiments. The memory array may include a victim word line configured to accumulate adverse effects of executing multiple access commands at the word lines of the memory array. When the degradation in the word line characteristics causes reliability issues (e.g., corrupted data), the memory array is deemed unreliable, and may be blocked from memory operations. The memory device may compare the reference signal and a signal from the victim word line to determine whether preventive measures may be appropriate to avoid (or mitigate) such reliability issues.Type: GrantFiled: September 15, 2020Date of Patent: March 8, 2022Assignee: Micron Technology, Inc.Inventors: Gitanjali T. Ghosh, Debra M. Bell, Arunmozhi R. Subramaniam, Roya Baghi, Deepika Thumsi Umesh, Sue-Fern Ng
-
Patent number: 11264075Abstract: Apparatuses and methods for selective row refreshes are disclosed herein. An example apparatus may include a refresh control circuit. The refresh control circuit may be configured to receive a target address associated with a target plurality of memory cells from an address bus. The refresh control circuit may further be configured to provide a proximate address to the address bus responsive, at least in part, to determining that a number of refresh operations have occurred. In some examples, a plurality of memory cells associated with the proximate address may be a plurality of memory cells adjacent the target plurality of memory cells.Type: GrantFiled: October 15, 2018Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventors: Debra M. Bell, Jeff A. McClain, Brian P. Callaway
-
Publication number: 20220055631Abstract: Methods, devices, and systems related to sensor monitoring in a vehicle are described. In an example, a method can include receiving a trained artificial intelligence (AI) model at a memory device in a vehicle, transmitting the trained AI model to a processing resource in the vehicle, receiving, at the processing resource, data associated with a person located in the vehicle from a sensor included in a computing device and data associated with the vehicle from a sensor included in the vehicle, inputting the received data into the AI model at the processing resource, and sending a command in response to an output of the AI model.Type: ApplicationFiled: August 19, 2020Publication date: February 24, 2022Inventors: Srinivasa Anuradha Bulusu, Shannon M. Hansen, Debra M. Bell, Barbara J. Bailey
-
Patent number: 11257534Abstract: Methods, systems, and devices for a current monitor for a memory device are described. A memory device may monitor potential degradation of memory cells on the device by monitoring the amount of current drawn by one or more memory cells. As the memory cells degrade, the current supplied to the memory cells may change (e.g., increase due to additional leakage current. The memory device may indirectly monitor changes in the current supplied to the memory cells by monitoring a voltage of a node of a transistor that controls the amount of current supplied to the array of memory cells. The voltage at the control node may be compared to a reference voltage to determine whether the two voltages differ by a threshold amount, indicating that the memory cells are drawing more current. The memory device may output a status indicator when the voltages differ, for example, by the threshold amount.Type: GrantFiled: October 21, 2020Date of Patent: February 22, 2022Assignee: Mircon Technology, Inc.Inventors: Kristen M. Hopper, Debra M. Bell, Aaron P. Boehm
-
Publication number: 20220027066Abstract: Apparatuses and methods related to memory authentication. Memory devices can be authenticated utilizing authentication codes. An authentication code can be generated based on information stored in a fuse array of the memory device. The authentication code can be stored in the memory device. The stored authentication code can be compared to a captured authentication code based on fuse array information broadcast to memory components of the memory device. The authenticity of the memory device can be determined based on the comparison and can result in placing the memory device in an unlocked state.Type: ApplicationFiled: October 8, 2021Publication date: January 27, 2022Inventors: Rachael R. Carlson, Aparna U. Limaye, Diana C. Majerus, Debra M. Bell, Shea M. Morrison
-
Publication number: 20210392269Abstract: Systems, apparatuses, and methods related to memory device sensors are described. Memory systems can include multiple types of memory devices including memory media and can write data to the memory media. Some types of memory devices include sensors embedded in the circuitry of the memory device that can generate data. The memory device can transmit the data generated by the embedded sensor using a sensor output coupled to another device. In an example, a method can include generating orientation data, including coordinates, of a memory device by measuring linear acceleration or rotational motion using a motion sensor embedded in circuitry of the memory device, receiving a signal that represents image data from an image sensor, and pairing the orientation data of the memory device with the image data.Type: ApplicationFiled: June 12, 2020Publication date: December 16, 2021Inventors: Zahra Hosseinimakarem, Debra M. Bell, Cheryl M. O'Donnell, Roya Baghi, Erica M. Gove