Patents by Inventor Dengtao Zhao
Dengtao Zhao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170352423Abstract: Systems and methods for managing data retention in a solid-state storage system utilizing data retention flag bytes are disclosed. A data storage device includes a non-volatile memory comprising a plurality of non-volatile memory devices and a controller configured to write data to a memory unit of the non-volatile memory array and write a data retention flag value indicating a number of bits of the written data programmed in a first of a plurality of logical states. The controller is further configured to read the data and determine a number of bits having the first of the plurality of logical states in the read data, and determine a difference between the number of bits of the written data programmed in the first logical state and the number of bits having the first logical state in the read data. The difference is used to determine data retention characteristics of the non-volatile memory.Type: ApplicationFiled: April 10, 2017Publication date: December 7, 2017Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Jui-Yao Yang, Kroum Stoev
-
Patent number: 9672934Abstract: Systems and methods are disclosed for programming data in a non-volatile memory array are disclosed. A data storage device includes a non-volatile memory array including a plurality of non-volatile memory cells and a controller configured to receive a signal indicating a temperature of at least a portion of the data storage device. The controller determines a first offset program verify level associated with a first programming level based at least in part on the temperature and programs a first set of the memory cells of the non-volatile memory array using the first offset program verify level.Type: GrantFiled: February 25, 2016Date of Patent: June 6, 2017Assignee: Western Digital Technologies, Inc.Inventors: Guirong Liang, Haibo Li, Dengtao Zhao, Yongke Sun, Kroum S. Stoev
-
Patent number: 9620220Abstract: Systems and methods for managing data retention in a solid-state storage system utilizing data retention flag bytes are disclosed. A data storage device includes a non-volatile memory comprising a plurality of non-volatile memory devices and a controller configured to write data to a memory unit of the non-volatile memory array and write a data retention flag value indicating a number of bits of the written data programmed in a first of a plurality of logical states. The controller is further configured to read the data and determine a number of bits having the first of the plurality of logical states in the read data, and determine a difference between the number of bits of the written data programmed in the first logical state and the number of bits having the first logical state in the read data. The difference is used to determine data retention characteristics of the non-volatile memory.Type: GrantFiled: February 12, 2016Date of Patent: April 11, 2017Assignee: Western Digital Technologies, Inc.Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Jui-Yao Yang, Kroum Stoev
-
Patent number: 9595347Abstract: Systems and methods for data retention manager in a solid state storage system utilizing temperature measurement mechanisms are disclosed. Background data scanning can provide an efficient way to monitor data health and can be used to determine whether data refreshing is needed or to prevent data retention from degrading beyond error correction capabilities. In certain embodiments, data scanning may be performed as a background process regularly, for example, every month. However, effects of temperature on data retention may not be adequately accounted for using such methods. Certain embodiments disclosed herein provide a numerical integral method for taking account the system temperature by using the acceleration factor for data retention. Embodiments disclosed herein may provide for accurate handling of data retention in view of complex device temperature history.Type: GrantFiled: October 6, 2015Date of Patent: March 14, 2017Assignee: Western Digital Technologies, Inc.Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Kroum S. Stoev, Mei-Man L. Syu
-
Patent number: 9542258Abstract: Embodiments of solid-state storage devices provided herein include a voltage threshold calculation mechanism to calculate an optimal voltage read threshold for minimizing read errors. The system may be configured to determine optimal reference voltage value(s) by interpolating a pair of reads at two different threshold levels to determine the point that generates the least number of errors. In some cases, the evaluation may be an approximation based on a Cumulative Distribution Function (CDF) of errors of a first type and a second type. In other cases, the evaluation may be a calculation of an optimal voltage threshold based on the CDF of the errors. In yet other cases, the evaluation may be based on the Probability Density Function (PDF) of the errors.Type: GrantFiled: March 15, 2013Date of Patent: January 10, 2017Assignee: Western Digital Technologies, Inc.Inventors: Guangming Lu, Dengtao Zhao
-
Publication number: 20160172051Abstract: Systems and methods are disclosed for programming data in a non-volatile memory array are disclosed. A data storage device includes a non-volatile memory array including a plurality of non-volatile memory cells and a controller configured to receive a signal indicating a temperature of at least a portion of the data storage device. The controller determines a first offset program verify level associated with a first programming level based at least in part on the temperature and programs a first set of the memory cells of the non-volatile memory array using the first offset program verify level.Type: ApplicationFiled: February 25, 2016Publication date: June 16, 2016Inventors: GUIRONG LIANG, HAIBO LI, DENGTAO ZHAO, YONGKE SUN, KROUM S. STOEV
-
Publication number: 20160163392Abstract: Systems and methods for managing data retention in a solid-state storage system utilizing data retention flag bytes are disclosed. A data storage device includes a non-volatile memory comprising a plurality of non-volatile memory devices and a controller configured to write data to a memory unit of the non-volatile memory array and write a data retention flag value indicating a number of bits of the written data programmed in a first of a plurality of logical states. The controller is further configured to read the data and determine a number of bits having the first of the plurality of logical states in the read data, and determine a difference between the number of bits of the written data programmed in the first logical state and the number of bits having the first logical state in the read data. The difference is used to determine data retention characteristics of the non-volatile memory.Type: ApplicationFiled: February 12, 2016Publication date: June 9, 2016Inventors: Dengtao ZHAO, Yongke SUN, Haibo LI, Jui-Yao YANG, Kroum STOEV
-
Patent number: 9275741Abstract: Systems and methods are disclosed for programming data in a non-volatile memory array are disclosed. A data storage device includes a non-volatile memory array including a plurality of non-volatile memory cells and a controller configured to receive a signal indicating a temperature of at least a portion of the data storage device. The controller determines a first offset program verify level associated with a first programming level based at least in part on the temperature and programs a first set of the memory cells of the non-volatile memory array using the first offset program verify level.Type: GrantFiled: September 10, 2014Date of Patent: March 1, 2016Assignee: Western Digital Technologies, Inc.Inventors: Guirong Liang, Haibo Li, Dengtao Zhao, Yongke Sun, Kroum S. Stoev
-
Patent number: 9263136Abstract: Systems and methods for managing data retention in a solid-state storage system utilizing data retention flag bytes are disclosed. A data storage device includes a non-volatile memory comprising a plurality of non-volatile memory devices and a controller configured to write data to a memory unit of the non-volatile memory array and write a data retention flag value indicating a number of bits of the written data programmed in a first of a plurality of logical states. The controller is further configured to read the data and determine a number of bits having the first of the plurality of logical states in the read data, and determine a difference between the number of bits of the written data programmed in the first logical state and the number of bits having the first logical state in the read data. The difference is used to determine data retention characteristics of the non-volatile memory.Type: GrantFiled: November 26, 2013Date of Patent: February 16, 2016Assignee: Western Digital Technologies, Inc.Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Jui-Yao Yang, Kroum Stoev
-
Publication number: 20160027523Abstract: Systems and methods for data retention manager in a solid state storage system utilizing temperature measurement mechanisms are disclosed. Background data scanning can provide an efficient way to monitor data health and can be used to determine whether data refreshing is needed or to prevent data retention from degrading beyond error correction capabilities. In certain embodiments, data scanning may be performed as a background process regularly, for example, every month. However, effects of temperature on data retention may not be adequately accounted for using such methods. Certain embodiments disclosed herein provide a numerical integral method for taking account the system temperature by using the acceleration factor for data retention. Embodiments disclosed herein may provide for accurate handling of data retention in view of complex device temperature history.Type: ApplicationFiled: October 6, 2015Publication date: January 28, 2016Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Kroum S. Stoev, Mei-Man L. Syu
-
Patent number: 9165668Abstract: Systems and methods for data retention manager in a solid state storage system utilizing temperature measurement mechanisms are disclosed. Background data scanning can provide an efficient way to monitor data health and can be used to determine whether data refreshing is needed or to prevent data retention from degrading beyond error correction capabilities. In certain embodiments, data scanning may be performed as a background process regularly, for example, every month. However, effects of temperature on data retention may not be adequately accounted for using such methods. Certain embodiments disclosed herein provide a numerical integral method for taking account the system temperature by using the acceleration factor for data retention. Embodiments disclosed herein may provide for accurate handling of data retention in view of complex device temperature history.Type: GrantFiled: September 13, 2013Date of Patent: October 20, 2015Assignee: Western Digital Technologies, Inc.Inventors: Dengtao Zhao, Yongke Sun, Haibo Li, Kroum S. Stoev, Mei-Man L. Syu
-
Patent number: 9032271Abstract: In some embodiments of the present invention, a data storage system includes a controller and a non-volatile memory array having a plurality of memory pages. The controller performs a method that efficiently resolves the lower page corruption problem. In one embodiment, the method selects programmed lower page(s) for which paired upper page(s) have not been programmed, reads data from those selected lower page(s), corrects the read data, and reprograms the read data into those lower page(s). Since the number of lower pages in this condition is typically low (e.g., several pages in a block with hundreds or thousands of pages), this is a much more efficient method than reprogramming the entire block. In another embodiment, a similar reprogramming method is applied as a data recovery scheme in situations in which only lower pages are programmed (e.g., SLC memory, MLC memory in SLC mode, etc.).Type: GrantFiled: December 7, 2012Date of Patent: May 12, 2015Assignee: Western Digital Technologies, Inc.Inventors: Yongke Sun, Dengtao Zhao, Jui-Yao Yang
-
Publication number: 20150117113Abstract: Systems and methods are disclosed for reducing programming interference in solid-state memory using a program suspend command. A data storage system includes a non-volatile memory array including a plurality of non-volatile memory devices and a controller configured to partially program a first cell coupled to a first word line. When a programming criterion associated with the first cell is met, the controller executes a program suspend command after which a second cell coupled to the first word line is at least partially programmed. Programming of the first cell is resumed following said at least partial programming of the second cell.Type: ApplicationFiled: December 10, 2013Publication date: April 30, 2015Applicant: Western Digital Technologies, Inc.Inventors: HAIBO LI, DENGTAO ZHAO, YONGKE SUN, KROUM S. STOEV, GUIRONG LIANG
-
Patent number: 9013920Abstract: Write precomensation mechanisms for non-volatile solid-state memory are disclosed. In one embodiment, programming verify voltage levels are lowered from the default levels in the early life of the solid-state memory. As memory errors increase beyond an error threshold, programming verify voltage levels are increased by one or more voltage step sizes. This programming verify voltage level increase can be performed until default levels are reached or exceeded. As a result of lowered programming verify voltage levels in the early life of the solid-state memory device, solid-state memory experiences less wear and the operational life of the memory can be extended. Disclosed write precomensation mechanisms can be used for single-level cell (SLC) and multi-level cell (MLC) memory.Type: GrantFiled: July 5, 2013Date of Patent: April 21, 2015Assignee: Western Digital Technologies, Inc.Inventors: Kroum S. Stoev, Haibo Li, Dengtao Zhao, Yongke Sun
-
Patent number: 9007841Abstract: Systems and methods are disclosed for reducing programming interference in solid-state memory using a program suspend command. A data storage system includes a non-volatile memory array including a plurality of non-volatile memory devices and a controller configured to partially program a first cell coupled to a first word line. When a programming criterion associated with the first cell is met, the controller executes a program suspend command after which a second cell coupled to the first word line is at least partially programmed. Programming of the first cell is resumed following said at least partial programming of the second cell.Type: GrantFiled: December 10, 2013Date of Patent: April 14, 2015Assignee: Western Digital Technologies, Inc.Inventors: Haibo Li, Dengtao Zhao, Yongke Sun, Kroum S. Stoev, Guirong Liang
-
Patent number: 8966350Abstract: A set of reliability metrics is provided for use by an iterative probabilistic decoding process for non-volatile storage. A plurality of sense operations are performed on at least one set of non-volatile storage elements which are programmed to a plurality of programming states. A set of reliability metrics such as logarithmic likelihood ratios is provided based on the sense operations. The set of reliability metrics is can be used by an iterative probabilistic decoding process in determining a programming state of at least one non-volatile storage element based on at least one subsequent sense operation involving the at least one non-volatile storage element. The plurality of sense operations can be performed at different ages (e.g., number of program/erase cycles) of the at least one set of non-volatile storage elements and the set of reliability metrics can be based on an average over the different ages.Type: GrantFiled: May 6, 2013Date of Patent: February 24, 2015Assignee: SanDisk Technologies Inc.Inventors: Nima Mokhlesi, Henry Chin, Dengtao Zhao
-
Patent number: 8966343Abstract: A solid-state storage retention monitor determines whether user data in a solid-state device is in need of a scrubbing operation. One or more reference blocks may be programmed with a known data pattern, wherein the reference block(s) experiences substantially similar P/E cycling, storage temperature, storage time, and other conditions as the user blocks. The reference blocks may therefore effectively represent data retention properties of the user blocks and provide information regarding whether/when a data refreshing operation is needed.Type: GrantFiled: August 21, 2012Date of Patent: February 24, 2015Assignee: Western Digital Technologies, Inc.Inventors: Mei-Man L. Syu, Jui-Yao Yang, Dengtao Zhao
-
Publication number: 20140359202Abstract: An error management system for a data storage device includes adjusted reading voltage level calculation functionality. Adjusted reading voltage level calculation may be based on the generation and use of an index in which data retention characteristics of a drive are used to look-up corresponding reading voltage levels. In certain embodiments, reading voltage level calculation is based at least in part on curve-fitting procedures/algorithms, wherein curves are fitted to bit error rate data points or cumulative memory cell distributions and are solved according to one or more algorithms to determine optimal reading voltage levels.Type: ApplicationFiled: June 13, 2013Publication date: December 4, 2014Inventors: YONGKE SUN, DENGTAO ZHAO, HAIBO LI, KROUM S. STOEV
-
Patent number: 8885404Abstract: A non-volatile storage system includes memory cells with floating gates that comprises three layers separated by two dielectric layers (an upper dielectric layer and lower dielectric layer). The dielectric layers may be an oxide layers, nitride layers, combinations of oxide and nitride, or some other suitable dielectric material. The lower dielectric layer is close to the bottom of the floating gate (near interface between floating gate and tunnel dielectric), while the upper dielectric layer is close to top of the floating gate (near interface between floating gate and inter-gate dielectric).Type: GrantFiled: December 14, 2012Date of Patent: November 11, 2014Assignee: Sandisk Technologies Inc.Inventors: Deepanshu Dutta, Shinji Sato, Masaaki Higashitani, Dengtao Zhao, Sanghyun Lee
-
Publication number: 20140301142Abstract: Write precomensation mechanisms for non-volatile solid-state memory are disclosed. In one embodiment, programming verify voltage levels are lowered from the default levels in the early life of the solid-state memory. As memory errors increase beyond an error threshold, programming verify voltage levels are increased by one or more voltage step sizes. This programming verify voltage level increase can be performed until default levels are reached or exceeded. As a result of lowered programming verify voltage levels in the early life of the solid-state memory device, solid-state memory experiences less wear and the operational life of the memory can be extended. Disclosed write precomensation mechanisms can be used for single-level cell (SLC) and multi-level cell (MLC) memory.Type: ApplicationFiled: July 5, 2013Publication date: October 9, 2014Inventors: KROUM S. STOEV, HAIBO LI, DENGTAO ZHAO, YONGKE SUN