Patents by Inventor Denny Tang
Denny Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7471539Abstract: A method and system for a high current semiconductor memory cell provides a semiconductor memory cell with two current carrying structures. At least one of the current carrying structures is segmented and formed of narrow wire segments from one or more levels coupled to wider connective squares of another level. The wire segments may be a conductive material and the connective squares a refractory material. The short length wire segments may include a length less than the average grain size of the material of which they are formed.Type: GrantFiled: December 20, 2005Date of Patent: December 30, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Anthony Oates, Denny Tang
-
Publication number: 20080310214Abstract: Thus, the present disclosure provides a method of programming a memory array. At least one memory cell including a magnetic element is provided. At least one current source coupled to the magnetic element is provided. A unipolar current is supplied from the at least one current source to the magnetic element at a plurality of non-zero current levels.Type: ApplicationFiled: June 18, 2007Publication date: December 18, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Jen Wang, Hsu-Chen Chang, Denny Tang
-
Patent number: 7466585Abstract: An apparatus and methods for a non-volatile magnetic random access memory (MRAM) device that includes a word line, a bit line, and a magnetic thin film memory element located at an intersection of the word and bit lines. The magnetic thin film memory element includes an alloy of a rare earth element and a transition metal element. The word line is operable to heat the magnetic thin film memory element when a heating current is applied. Heating of the magnetic thin film memory element to a predetermined temperature reduces its coercivity, which allows switching of the magnetic state upon application of a magnetic field. The magnetic state of the thin film element can be determined in accordance with principles of the Hall effect.Type: GrantFiled: April 28, 2006Date of Patent: December 16, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Huo Wu, Chih-Huang Lai, Yu-Jen Wang, Denny Tang
-
Publication number: 20080291720Abstract: The present disclosure provides a magnetic memory element. The memory element includes a magnetic tunnel junction (MTJ) element and an electrode. The electrode includes a pinning layer, a pinned layer, and a non-magnetic conductive layer. In one embodiment, the MTJ element includes a first surface having a first surface area, and the electrode includes a second surface. In the embodiment, the second surface of the electrode is coupled to the first surface of the MTJ element such that an interface area is formed and the interface area is less than the first surface area.Type: ApplicationFiled: May 22, 2007Publication date: November 27, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Jen Wang, Denny Tang, Hsu-Chen Cheng
-
Publication number: 20080266931Abstract: Disclosed herein are new resistive memory devices having one or more buffers layer surrounding a dielectric layer. By inserting one or more buffer layers around the dielectric layer of the device, the resistive ratio of the device is highly enhanced. For example, tests using this unique stack structure have revealed a resistance ratio of approximately 1000× over conventional electrode-dielectric-electrode stack structures found in resistive memory devices. This improvement in the resistance ratio of the resistive memory device is believed to be from the improved interface coherence, and thus smoother topography, between the buffer layer(s) and the dielectric layer.Type: ApplicationFiled: April 25, 2007Publication date: October 30, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Denny Tang, Tai-Bor Wu, Wen-Yuan Chang, Tzyh-Cheang Lee
-
Patent number: 7443638Abstract: Disclosed herein is a magnetoresistive structure, for example useful as a spin-valve or GMR stack in a magnetic sensor, and a fabrication method thereof. The magnetoresistive structure uses twisted coupling to induce a perpendicular magnetization alignment between the free layer and the pinned layer. Ferromagnetic layers of the free and pinned layers are exchange-coupled using antiferromagnetic layers having substantially parallel exchange-biasing directions. Thus, embodiments can be realized that have antiferromagnetic layers formed of a same material and/or having a same blocking temperature. At least one of the free and pinned layers further includes a second ferromagnetic layer and an insulating layer, such as a NOL, between the two ferromagnetic layers. The insulating layer causes twisted coupling between the two ferromagnetic layers, rotating the magnetization direction of one 90 degrees relative to the magnetization direction of the other.Type: GrantFiled: April 22, 2005Date of Patent: October 28, 2008Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Yu-Jen Wang, Chih-Huang Lai, Wen-Chin Lin, Denny Tang, Chao-Hsiung Wang
-
Patent number: 7436698Abstract: A non-destructive technique and related array for writing and reading magnetic memory cells, including sampling a first signal of a selected read line corresponding to select memory cells, applying a magnetic field to the select memory cells, sampling a second signal of the selected read line, and comparing the first and second signals to determine a logic state of the select memory cells.Type: GrantFiled: December 14, 2006Date of Patent: October 14, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Chin Lin, Denny Tang, Li-Shyue Lai, Chao-Hsiung Wang, Fan-Shi Jordan Lai
-
Publication number: 20080239794Abstract: Disclosed herein are toggle-mode magnetoresistive random access memory (MRAM) devices having small-angle toggle write lines, and related methods of toggle-mode switching MRAM devices. Also disclosed are layouts for MRAM devices constructed according to the disclosed principles. Generally speaking, the disclosed principles provide for non-orthogonally aligned toggle-mode write lines used to switch toggle-mode MRAM devices that employ a bias field to decrease the threshold needed to switch the magnetic state of each device. While the conventional toggle-mode write lines provide for the desired orthogonal orientation of the applied magnetic fields to optimize device switching, the use of a bias field affects this orthogonal orientation. By non-orthogonally aligning the two write lines as disclosed herein, the detrimental affect of the bias field may be compensated for such that the net fields applied to the device for both lines are again substantially orthogonal, as is desired.Type: ApplicationFiled: August 16, 2007Publication date: October 2, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Chin Lin, Denny Tang, Hsu-Chen Cheng
-
Publication number: 20080242071Abstract: The present disclosure provides a method of fabricating a semiconductor device. The method includes providing a semiconductor substrate, forming a dielectric layer over the semiconductor substrate, treating the dielectric layer with a carbon containing group, forming a conductive layer over the treated dielectric layer, and patterning and etching the dielectric layer and conductive layer to form a gate structure. The carbon containing group includes an OCH3 or CN species.Type: ApplicationFiled: May 8, 2007Publication date: October 2, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Ya Wang, Wen-Chin Lee, Denny Tang
-
Patent number: 7417524Abstract: A semiconductor device having a semiconductor substrate and a first insulator overlying the semiconductor substrate. A spiral coil inductor overlies the first insulator and a second insulator overlies the spiral coil inductor. A patterned ferromagnetic film overlies the second insulator and a patterned magnetic-bias film overlies the patterned ferromagnetic film.Type: GrantFiled: February 13, 2006Date of Patent: August 26, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wai-Yi Lien, Denny Tang, Wen-Chin Lin, Chao-Hsiung Wang
-
Publication number: 20080186757Abstract: Disclosed herein is a technique for created an advanced MRAM array for constructing a memory integrated circuit chip. More specifically, the disclosed principles provide for an integrated circuit memory chip comprised of a combination of at least one of an array of high-speed magnetic memory cells, and at least one of an array of high-density magnetic memory cells. Accordingly, a memory chip constructed as disclosed herein provides the benefit of both high-speed and high-density memory cells on the same memory chip. As a result, applications benefiting from the use of (or perhaps even needing) high-speed memory cells are provided by the memory cells in the high-speed memory cell array.Type: ApplicationFiled: May 2, 2007Publication date: August 7, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Chin Lin, Hsu-Chen Cheng, Yu-Jen Wang, Denny Tang
-
Patent number: 7349243Abstract: Disclosed herein are various embodiments of a 3-parameter switching technique for MRAM memory cells arranged on an MRAM array. The disclosed technique alters the relationship between the disturbance margin and write margin of MRAM arrays to reduce the overall disturbance for the arrays by either enlarging the write margin with respect to the original disturbance margin or enlarging the disturbance margin in view of the original write margin. In either approach, the disclosed 3-parameter switching technique successfully decreases the inadvertent writing of unselected bits.Type: GrantFiled: April 20, 2006Date of Patent: March 25, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Chin Lin, Denny Tang, Hsu-Chen Cheng
-
Patent number: 7312506Abstract: A memory cell structure. A first conductive line is cladded by at least two first ferromagnetic layers respectively having a first easy axis and a second easy axis, a nano oxide layer located between the first ferromagnetic layers, and a first pinned ferromagnetic layer. The first and second easy axes are 90 degree twisted-coupled with the first easy axis parallel to the length of the first conductive line and the second easy axis perpendicular to the length of the first conductive line. A storage device is adjacent to the first conductive line, receiving a magnetic field generated from a current flowing through the first conductive line.Type: GrantFiled: March 30, 2005Date of Patent: December 25, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Jen Wang, Chih-Huang Lai, Denny Tang, Wen Chin Lin
-
Publication number: 20070253244Abstract: An apparatus and methods for a non-volatile magnetic random access memory (MRAM) device that includes a word line, a bit line, and a magnetic thin film memory element located at an intersection of the word and bit lines. The magnetic thin film memory element includes an alloy of a rare earth element and a transition metal element. The word line is operable to heat the magnetic thin film memory element when a heating current is applied. Heating of the magnetic thin film memory element to a predetermined temperature reduces its coercivity, which allows switching of the magnetic state upon application of a magnetic field. The magnetic state of the thin film element can be determined in accordance with principles of the Hall effect.Type: ApplicationFiled: April 28, 2006Publication date: November 1, 2007Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Huo Wu, Chih-Huang Lai, Yu-Jen Wang, Denny Tang
-
Publication number: 20070247900Abstract: Disclosed herein are various embodiments of a 3-parameter switching technique for MRAM memory cells arranged on an MRAM array. The disclosed technique alters the relationship between the disturbance margin and write margin of MRAM arrays to reduce the overall disturbance for the arrays by either enlarging the write margin with respect to the original disturbance margin or enlarging the disturbance margin in view of the original write margin. In either approach, the disclosed 3-parameter switching technique successfully decreases the inadvertent writing of unselected bits.Type: ApplicationFiled: April 20, 2006Publication date: October 25, 2007Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Chin Lin, Denny Tang, H.C. Cheng
-
Publication number: 20070247940Abstract: A method and circuits are disclosed for sensing an output of a memory cell having high and low resistance states. A high reference cell is in high resistance state and a low reference cell is in low resistance state. The resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state. The resistance of the low reference cell in low resistance state has a second margin of difference from the resistance of the memory cell in low resistance state. Differential amplifiers coupled to the memory cell and the high and low reference cells provide a digital output representing the resistance state of the memory cell.Type: ApplicationFiled: April 24, 2006Publication date: October 25, 2007Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhon Jhy Liaw, Denny Tang
-
Patent number: 7286429Abstract: A method and circuits are disclosed for sensing an output of a memory cell having high and low resistance states. A high reference cell is in high resistance state and a low reference cell is in low resistance state. The resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state. The resistance of the low reference cell in low resistance state has a second margin of difference from the resistance of the memory cell in low resistance state. Differential amplifiers coupled to the memory cell and the high and low reference cells provide a digital output representing the resistance state of the memory cell.Type: GrantFiled: April 24, 2006Date of Patent: October 23, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhon Jhy Liaw, Denny Tang
-
Publication number: 20070205406Abstract: A method of manufacturing a memory device is provided. The method includes forming an electrode over a substrate. The method also includes forming an opening in the electrode to provide a tapered electrode contact surface proximate the opening. The method further includes forming a phase change feature over the electrode and on the tapered electrode contact surface.Type: ApplicationFiled: May 9, 2007Publication date: September 6, 2007Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chao-Hsiung Wang, Li-Shyue Lai, Denny Tang, Wen-Chin Lin
-
Patent number: 7265373Abstract: A method of manufacturing a memory device including forming an electrode over a substrate, then forming a dielectric feature proximate a contact region of a sidewall of the electrode, and then forming a phase change feature proximate the contact region.Type: GrantFiled: January 4, 2005Date of Patent: September 4, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Hsiung Wang, Li-Shyue Lai, Denny Tang, Wen-Chen Lin
-
Publication number: 20070188287Abstract: A semiconductor device having a semiconductor substrate and a first insulator overlying the semiconductor substrate. A spiral coil inductor overlies the first insulator and a second insulator overlies the spiral coil inductor. A patterned ferromagnetic film overlies the second insulator and a patterned magnetic-bias film overlies the patterned ferromagnetic film.Type: ApplicationFiled: February 13, 2006Publication date: August 16, 2007Inventors: Wai-Yi Lien, Denny Tang, Wen-Chin Lin, Chao-Hsiung Wang