Patents by Inventor Deshanand Singh
Deshanand Singh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11171652Abstract: A method of configuring a programmable integrated circuit device. A channel source within the virtual fabric is configured to receive input data from a first kernel outside of the virtual fabric and on the programmable integrated circuit device, and a channel sink within the virtual fabric is configured to transmit output data to the first kernel. The configuring of the channel source is modified such that the channel source receives input data from a second kernel in response to detecting a change in operation of the programmable integrated circuit device.Type: GrantFiled: March 27, 2020Date of Patent: November 9, 2021Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Publication number: 20200228121Abstract: A method of configuring a programmable integrated circuit device. A channel source within the virtual fabric is configured to receive input data from a first kernel outside of the virtual fabric and on the programmable integrated circuit device, and a channel sink within the virtual fabric is configured to transmit output data to the first kernel. The configuring of the channel source is modified such that the channel source receives input data from a second kernel in response to detecting a change in operation of the programmable integrated circuit device.Type: ApplicationFiled: March 27, 2020Publication date: July 16, 2020Inventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 10615800Abstract: A method of configuring a programmable integrated circuit device. A channel source within the virtual fabric is configured to receive input data from a first kernel outside of the virtual fabric and on the programmable integrated circuit device, and a channel sink within the virtual fabric is configured to transmit output data to the first kernel. The configuring of the channel source is modified such that the channel source receives input data from a second kernel in response to detecting a change in operation of the programmable integrated circuit device.Type: GrantFiled: January 22, 2019Date of Patent: April 7, 2020Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 10599404Abstract: A method of compiling program code includes determining if the program code controls a programmable logic device to execute other program code. The program code is a parallel program having a barrier function call for a group of threads. If it is determined that program code is to control the programmable logic device, then the program code is transformed by replacing the barrier function call with control logic inserted into the program code such that the transformed program code remains a parallel program and maintains synchronization among the group of threads. A compiler system that compiles program code with a barrier function call for a group of threads is also described.Type: GrantFiled: June 1, 2012Date of Patent: March 24, 2020Assignee: Altera CorporationInventors: David Neto, Deshanand Singh, Tomasz Czajkowski, John Stuart Freeman, Tian Yi David Han
-
Patent number: 10366189Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. That compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: GrantFiled: August 15, 2016Date of Patent: July 30, 2019Assignee: Altera CorporationInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 10224934Abstract: A method of configuring a programmable integrated circuit device. A channel source within the virtual fabric is configured to receive input data from a first kernel outside of the virtual fabric and on the programmable integrated circuit device, and a channel sink within the virtual fabric is configured to transmit output data to the first kernel. The configuring of the channel source is modified such that the channel source receives input data from a second kernel in response to detecting a change in operation of the programmable integrated circuit device.Type: GrantFiled: November 15, 2016Date of Patent: March 5, 2019Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 10033387Abstract: A method of configuring a programmable integrated circuit device to implement control flow at a current basic block. A branch selector node within the current basic block is configured to receive at least one control signal, where each of the at least one control signal is associated with a respective previous basic block. The branch selector node is further configured to select one of the at least one control signal based on one or more intended destinations for the at least one control signal, and provide the selected control signal to a data selector node within the current basic block. The data selector node is configured to select a data signal based on the selected control signal, where the selected data signal is from the respective previous basic block that is associated with the selected control signal.Type: GrantFiled: June 26, 2017Date of Patent: July 24, 2018Assignee: Altera CorporationInventors: Doris Chen, Deshanand Singh
-
Patent number: 9922150Abstract: A method for designing a system on a target device includes describing the system in a high-level synthesis language where the system includes a configurable clock to drive the system at a specified clock frequency. A hardware description language (HDL) of the system is generated from the high-level synthesis language. An initial compilation of the HDL of the system is performed in response to the specified clock frequency. Timing analysis is performed on the system after the initial compilation of the HDL to determine a maximum frequency which the system can be driven. The configurable clock is programmed to drive the system at the maximum frequency.Type: GrantFiled: November 11, 2014Date of Patent: March 20, 2018Assignee: Altera CorporationInventors: Peter Yiannacouras, John Stuart Freeman, Deshanand Singh
-
Patent number: 9891904Abstract: A method for designing a system on a target device includes identifying a soft processor to implement on the target device. The soft processor is optimized in response to code to be executed on the soft processor. Other embodiments are also disclosed.Type: GrantFiled: July 30, 2010Date of Patent: February 13, 2018Assignee: Altera CorporationInventors: Jason Wong, Gordon Raymond Chiu, Deshanand Singh, Valavan Manohararajah
-
Publication number: 20170294913Abstract: A method of configuring a programmable integrated circuit device to implement control flow at a current basic block. A branch selector node within the current basic block is configured to receive at least one control signal, where each of the at least one control signal is associated with a respective previous basic block. The branch selector node is further configured to select one of the at least one control signal based on one or more intended destinations for the at least one control signal, and provide the selected control signal to a data selector node within the current basic block. The data selector node is configured to select a data signal based on the selected control signal, where the selected data signal is from the respective previous basic block that is associated with the selected control signal.Type: ApplicationFiled: June 26, 2017Publication date: October 12, 2017Inventors: Doris Chen, Deshanand Singh
-
Patent number: 9703696Abstract: Systems and methods for explicit organization of memory allocation on an integrated circuit (IC) are provided. In particular, a programmable logic designer may incorporate specific mapping requests into programmable logic designs. The mapping requests may specify particular mappings between one or more data blocks (e.g., memory buffers) of a host program to one or more physical memory banks.Type: GrantFiled: September 11, 2013Date of Patent: July 11, 2017Assignee: Altera CorporationInventors: Peter Yiannacouras, Deshanand Singh, John Freeman
-
Patent number: 9690278Abstract: A method of configuring a programmable integrated circuit device to implement control flow at a current basic block. A branch selector node within the current basic block is configured to receive at least one control signal, where each of the at least one control signal is associated with a respective previous basic block. The branch selector node is further configured to select one of the at least one control signal based on one or more intended destinations for the at least one control signal, and provide the selected control signal to a data selector node within the current basic block. The data selector node is configured to select a data signal based on the selected control signal, where the selected data signal is from the respective previous basic block that is associated with the selected control signal.Type: GrantFiled: April 10, 2014Date of Patent: June 27, 2017Assignee: Altera CorporationInventors: Doris Chen, Deshanand Singh
-
Patent number: 9589090Abstract: A method for designing a system on a target device includes entering the system. The system is synthesized. The system is mapped. The system is placed on the target device. The system is routed. Physical synthesis is performed on the system immediately after more than one of the entering, synthesizing, mapping, placing and routing procedures.Type: GrantFiled: August 22, 2014Date of Patent: March 7, 2017Assignee: Altera CorporationInventors: Deshanand Singh, Valavan Manohararajah, Gordon Raymond Chiu, Ivan Blunno, Stephen D. Brown
-
Patent number: 9548740Abstract: A method of configuring an integrated circuit device to perform a function includes storing a plurality of configurations for performing the function, each of the configurations being designed for a different characteristic of a particular input to the function. Inputs are received for the function, including the particular input. The characteristic of the particular input as received is examined, and one of the plurality of configurations is instantiated based on that characteristic of the particular input as received. A machine-readable data storage medium may be encoded with instructions to perform the method. A programmable device may be configured according to the method, and also may be incorporated into a heterogeneous system.Type: GrantFiled: September 9, 2013Date of Patent: January 17, 2017Assignee: Altera CorporationInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 9515658Abstract: A method of configuring a programmable integrated circuit device. A channel source within the virtual fabric is configured to receive input data from a first kernel outside of the virtual fabric and on the programmable integrated circuit device, and a channel sink within the virtual fabric is configured to transmit output data to the first kernel. The configuring of the channel source is modified such that the channel source receives input data from a second kernel in response to detecting a change in operation of the programmable integrated circuit device.Type: GrantFiled: October 9, 2014Date of Patent: December 6, 2016Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Publication number: 20160350452Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. That compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: ApplicationFiled: August 15, 2016Publication date: December 1, 2016Inventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 9449132Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. the compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: GrantFiled: January 6, 2015Date of Patent: September 20, 2016Assignee: Altera CorporationInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 9147023Abstract: A method for designing a system on a target device is disclosed. A first netlist with a first set of functionally invariant boundaries (FIBs) is generated after performing extraction during synthesis of a first version of the system in a first compilation. One or more of the FIBs is invalidated from the first set after performing optimizations during synthesis in the first compilation resulting in a second netlist with a second set of FIBs. A third netlist with a third set of FIBs is generated after performing extraction during synthesis of a second version of the system having a changed portion in a second compilation. Connectivity of matching nodes from the first netlist and the third netlist reaching FIBs is traversed to identify equivalent nodes associated with identical regions. The identical region in the third netlist is replaced with an optimized synthesized region from the second netlist.Type: GrantFiled: March 28, 2014Date of Patent: September 29, 2015Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 9134981Abstract: Systems and methods for increasing speed and reducing processing power of a compile process of programmable logic of an integrated circuit (IC) are provided. For example, in one embodiment, a method includes obtaining a high level program, comprising computer-readable instructions for implementation on programmable logic of an integrated circuit (IC); translating the high level program into low level code representative of functional components needed to execute functionalities of the high level program; generating a host program comprising computer-readable instructions for implementing the low level code based upon the high level program; obtaining modifications to the high level program; determining whether the modifications can be implemented by a new host program utilizing the low level code; and generating the new host program to implement the modifications, when the modifications can be implemented by the new host program utilizing the low level code.Type: GrantFiled: June 22, 2012Date of Patent: September 15, 2015Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 9100012Abstract: Systems and methods for dynamically adjusting programs implemented on an integrated circuit (IC) are provided. During runtime, characteristics of the application may change or become known. Accordingly, the embodiments described herein allow for partial reconfiguration of kernels implemented on an IC during runtime to dynamically alter performance based upon these characteristics.Type: GrantFiled: December 14, 2012Date of Patent: August 4, 2015Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh