Patents by Inventor Deshanand Singh
Deshanand Singh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150121321Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. the compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: ApplicationFiled: January 6, 2015Publication date: April 30, 2015Inventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 8959469Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. The compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: GrantFiled: February 9, 2012Date of Patent: February 17, 2015Assignee: Altera CorporationInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 8918748Abstract: A method for performing latency optimization on a system design to be implemented on a target device includes inserting a variable latency indicator in the system design at a place where latency can be varied. The system design includes pipeline registers at the place where the variable latency indicator is inserted. Latency optimization is then automatically performed on the system design, during a computer aided design flow performed by an electronic Design Automation (EDA) tool, by varying the number of the pipeline registers at the variable latency indicator to obtain optimized latency without affecting system performance of the system design.Type: GrantFiled: August 24, 2012Date of Patent: December 23, 2014Assignee: Altera CorporationInventors: Gordon Raymond Chiu, Deshanand Singh
-
Patent number: 8856702Abstract: A method for designing a system on a target device includes entering the system. The system is synthesized. The system is mapped. The system is placed on the target device. The system is routed. Physical synthesis is performed on the system immediately after more than one of the entering, synthesizing, mapping, placing and routing procedures.Type: GrantFiled: July 5, 2013Date of Patent: October 7, 2014Assignee: Altera CorporationInventors: Deshanand Singh, Valavan Manohararajah, Gordon Raymond Chiu, Ivan Blunno, Stephen D. Brown
-
Patent number: 8806403Abstract: A method of programming or configuring an integrated circuit device using a high-level language includes parsing a logic flow to be embodied in the integrated circuit device to identify branching control flow, converting the branching control flow into predicated instructions, incorporating the predicated instructions into a high-level language representation of a configuration of resources of the integrated circuit device, and compiling the high-level language representation to configure said integrated circuit device. The high-level language representation can be executed to generate a configuration bitstream for the programmable integrated circuit device, or can be run on a processor on the programmable integrated circuit device to instantiate the configuration.Type: GrantFiled: June 21, 2013Date of Patent: August 12, 2014Assignee: Altera CorporationInventors: Dmitry N. Denisenko, Deshanand Singh
-
Patent number: 8732634Abstract: A method for designing a system on a target device is disclosed. A first netlist is generated or a first version of the system in a first compilation. Optimizations are performed on the first version of the system during synthesis resulting in a second netlist. A third netlist is generated or a second version of the system in a second compilation. The first version of the system in the first netlist and the second version of the system in the third netlist are differentiated to identify identical regions.Type: GrantFiled: June 3, 2013Date of Patent: May 20, 2014Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 8650525Abstract: Systems and methods for increasing speed and reducing processing power of a compile process of programmable logic of an integrated circuit (IC) are provided. For example, in one embodiment, a method includes obtaining a high level program, comprising computer-readable instructions for implementation on programmable logic of an integrated circuit (IC); translating the high level program into low level code representative of functional components needed to execute functionalities of the high level program; generating a host program comprising computer-readable instructions for implementing the low level code based upon the high level program; obtaining modifications to the high level program; determining whether the modifications can be implemented by a new host program utilizing the low level code; and generating the new host program to implement the modifications, when the modifications can be implemented by the new host program utilizing the low level code.Type: GrantFiled: June 22, 2012Date of Patent: February 11, 2014Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Publication number: 20130346925Abstract: Systems and methods for increasing speed and reducing processing power of a compile process of programmable logic of an integrated circuit (IC) are provided. For example, in one embodiment, a method includes obtaining a high level program, comprising computer-readable instructions for implementation on programmable logic of an integrated circuit (IC); translating the high level program into low level code representative of functional components needed to execute functionalities of the high level program; generating a host program comprising computer-readable instructions for implementing the low level code based upon the high level program; obtaining modifications to the high level program; determining whether the modifications can be implemented by a new host program utilizing the low level code; and generating the new host program to implement the modifications, when the modifications can be implemented by the new host program utilizing the low level code.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: ALTERA CORPORATIONInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Publication number: 20130346953Abstract: Systems and methods for increasing speed and reducing processing power of a compile process of programmable logic of an integrated circuit (IC) are provided. For example, in one embodiment, a method includes obtaining a high level program, comprising computer-readable instructions for implementation on programmable logic of an integrated circuit (IC); translating the high level program into low level code representative of functional components needed to execute functionalities of the high level program; generating a host program comprising computer-readable instructions for implementing the low level code based upon the high level program; obtaining modifications to the high level program; determining whether the modifications can be implemented by a new host program utilizing the low level code; and generating the new host program to implement the modifications, when the modifications can be implemented by the new host program utilizing the low level code.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: ALTERA CORPORATIONInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Publication number: 20130212365Abstract: A method of preparing a programmable integrated circuit device for configuration using a high-level language includes compiling a plurality of virtual programmable devices from descriptions in said high-level language. The compiling includes compiling configurations of configurable routing resources from programmable resources of said programmable integrated circuit device, and compiling configurations of a plurality of complex function blocks from programmable resources of said programmable integrated circuit device. A machine-readable data storage medium may be encoded with a library of such compiled configurations. A virtual programmable device may include a stall signal network and routing switches of the virtual programmable device may include stall signal inputs and outputs.Type: ApplicationFiled: February 9, 2012Publication date: August 15, 2013Applicant: ALTERA CORPORATIONInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Publication number: 20130212366Abstract: A method of configuring a programmable integrated circuit device uses a high-level language. The method includes compiling a plurality of virtual programmable devices from descriptions in the high-level language, describing a user configuration for the programmable integrated circuit device in the high-level language, parsing the user configuration using a programming processor, and selecting, as a result of that parsing, one of the compiled virtual programmable devices. That selected one of the compiled virtual programmable devices is instantiated on the programmable integrated circuit device, and the instantiated one of the compiled virtual programmable devices is configured with the user configuration.Type: ApplicationFiled: February 9, 2012Publication date: August 15, 2013Applicant: ALTERA CORPORATIONInventors: Doris Tzu-Lang Chen, Deshanand Singh
-
Patent number: 8510688Abstract: A method for designing a system on a target device includes entering the system. The system is synthesized. The system is mapped. The system is placed on the target device. The system is routed. Physical synthesis is performed on the system immediately after more than one of the entering, synthesizing, mapping, placing and routing procedures.Type: GrantFiled: August 1, 2011Date of Patent: August 13, 2013Assignee: Altera CorporationInventors: Deshanand Singh, Valavan Manohararajah, Gordon Raymond Chiu, Ivan Blunno, Stephen D. Brown
-
Patent number: 8499201Abstract: Mechanisms for measuring, analyzing, and presenting performance data associated with a memory controller system are described. The mechanisms include a performance monitor that detects and analyzes performance including efficiency and latency of a memory controller system. In addition to determining performance, the systems identifies reasons for loss of memory controller system efficiency. Moreover, the reasons, the efficiency, and the latency are analyzed and presented in a manner easily understandable to a user.Type: GrantFiled: July 22, 2010Date of Patent: July 30, 2013Assignee: Altera CorporationInventors: Gordon Raymond Chiu, Joshua David Fender, Clement C. Tse, Deshanand Singh
-
Patent number: 8484596Abstract: A method for designing a system on a target device is disclosed. Extraction is performed on a first version of the system during synthesis in a first compilation resulting in a first netlist. Optimizations are performed on the first version of the system during synthesis in the first compilation resulting in a second netlist. Placement and routing are performed on the first version of the system in the first compilation. Extraction is performed on a second version of the system having a changed portion during synthesis in a second compilation resulting in a third netlist. The first version of the system in the first netlist and the second version of the system in the third netlist are differentiated to identify identical regions, wherein at least one of the performing and differentiating is performed by a processor.Type: GrantFiled: September 13, 2012Date of Patent: July 9, 2013Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 8296695Abstract: A method for designing a system on a target device is disclosed. A first netlist with a first set of functionally invariant boundaries (FIBs) is generated after performing extraction during synthesis of a first version of the system in a first compilation. One or more of the FIBs is invalidated from the first set after performing optimizations during synthesis in the first compilation resulting in a second netlist with a second set of FIBs. A third netlist with a third set of FIBs is generated after performing extraction during synthesis of a second version of the system having a changed portion in a second compilation. Connectivity of matching nodes from the first netlist and the third netlist reaching FIBs is traversed to identify equivalent nodes associated with identical regions. The identical region in the third netlist is replaced with an optimized synthesized region from the second netlist.Type: GrantFiled: June 11, 2010Date of Patent: October 23, 2012Assignee: Altera CorporationInventors: Doris Tzu Lang Chen, Deshanand Singh
-
Patent number: 8296696Abstract: A method for designing a system on a target device includes synthesizing the system. The system is mapped. The system is placed on the target device. Physical synthesis is performed on the system by identifying a plurality of register retiming solutions for each register in the system, performing combinational resynthesis on each of the register retiming solutions, and selecting a combinational resynthesis solution for the system.Type: GrantFiled: March 12, 2008Date of Patent: October 23, 2012Assignee: Altera CorporationInventors: Gordon Raymond Chiu, Deshanand Singh, Valavan Manohararajah, Ivan Blunno, Stephen D. Brown
-
Patent number: 8214701Abstract: An integrated hardware and software debugging system debugs software running on a processor and debugs hardware blocks that perform operations separate from the processor. Cycle traces are recorded for hardware block operations and the data is presented to a user through the same interface used for software debugging. Where hardware blocks are implemented in configurable circuitry (such as an FPGA) from source code, hardware debugging is linked to the source code to simulate stepping through the source code.Type: GrantFiled: April 17, 2009Date of Patent: July 3, 2012Assignee: Altera CorporationInventors: Shawn Malhotra, Deshanand Singh
-
Patent number: 8095914Abstract: An instruction trace is segmented into a number of contiguous instruction segments, such that each boundary between adjacent instruction segments is defined by a branch instruction. A segment identifier is assigned to each instruction segment, such that each instruction segment having identical content is assigned a same segment identifier. Using the assigned segment identifiers, the instruction trace is translated into a sequence of segment identifiers. The sequence of segment identifiers is then iteratively consolidated into a prime form that does not include a repetition of a heterogeneous pair of consecutive segment identifiers. The prime form of the sequence of segment identifiers is then rendered in a graphical format.Type: GrantFiled: April 3, 2007Date of Patent: January 10, 2012Assignee: Altera CorporationInventors: Deshanand Singh, Stephen D. Brown
-
Patent number: 8032855Abstract: A method for placing a system on a structured application specific integrated circuit (ASIC) using an electronic design automation tool is disclosed. A subregion that includes an illegal position in a placement solution is identified. All structured ASIC cells in the subregion are removed. Positions for all the structured ASIC cells that are legal are determined.Type: GrantFiled: December 6, 2005Date of Patent: October 4, 2011Assignee: Altera CorporationInventors: Andrew C. Ling, Deshanand Singh
-
Patent number: 7996797Abstract: A method for designing a system on a target device includes entering the system. The system is synthesized. The system is mapped. The system is placed on the target device. The system is routed. Physical synthesis is performed on the system immediately after more than one of the entering, synthesizing, mapping, placing and routing procedures.Type: GrantFiled: February 7, 2007Date of Patent: August 9, 2011Assignee: Altera CorporationInventors: Deshanand Singh, Valavan Manohararajah, Gordon Raymond Chiu, Ivan Blunno, Stephen D. Brown