Patents by Inventor Douglas D. Gephardt
Douglas D. Gephardt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8249730Abstract: Systems and methods for “shadowing” a target codec to provide additional features that are not available in the target codec. In one embodiment, an audio amplification system includes a High Definition Audio (HDA) bus, and an HDA controller, a conventional HDA codec and a shadow HDA codec coupled to the HDA bus. The conventional codec receives audio data and commands from the HDA controller via the bus and processes them to generate an output audio signal. The shadow codec snoops the audio data and commands on the HDA bus that are targeted to the conventional codec. The shadow codec processes the snooped audio data and commands to generate a second audio output. The shadow codec does not communicate with the HDA controller and is transparent to the controller. The shadow codec does not request enumeration from the HDA controller and does not receive an address from the HDA controller.Type: GrantFiled: September 1, 2008Date of Patent: August 21, 2012Assignee: D2Audio CorporationInventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas, Adam Zaharias
-
Patent number: 8224469Abstract: Systems and methods for controlling the audio volume of an audio signal in an HDA codec having a programmable processor such as a DSP, wherein the codec receives digital audio signals and audio volume control verbs over an HDA bus, and the audio volume levels associated with the audio volume control verbs are used by the processor in the generation pulse width modulated (PWM) output signals, thereby controlling the audio volume levels of the output signals. The processor may be configured to adjust non-volume parameters such as PWM deadtime, in addition to adjusting audio volume, based on the audio volume levels. The codec may be implemented in a PC or other system that implements an HDA system that includes the HDA bus and HDA codec.Type: GrantFiled: September 1, 2008Date of Patent: July 17, 2012Assignee: D2Audio CorporationInventors: Daniel L. Chieng, Douglas D. Gephardt, Larry E. Hand, Jeffrey M. Klaas, Adam Zaharias
-
Patent number: 8219226Abstract: Systems and methods for overriding hardwired responses of a codec to High Definition Audio (HDA) verbs that are received from an HDA controller. In one embodiment, an HDA codec is configured to store one or more overriding responses, each of which is associated with a corresponding HDA verb. When an HDA verb is received by the codec, the codec determines whether the verb is associated with one of the overriding responses. If the verb is associated with one of the overriding responses, the overriding response is returned to the HDA controller. If the first HDA verb is not associated with one of the stored overriding responses, provide a hardwired response associated with the first HDA verb to the HDA bus. Overriding responses can be returned for unsupported verbs only, or for any verbs that prompt responses.Type: GrantFiled: September 1, 2008Date of Patent: July 10, 2012Assignee: D2Audio CorporationInventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas
-
Patent number: 8214543Abstract: Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.Type: GrantFiled: August 25, 2011Date of Patent: July 3, 2012Assignee: D2Audio CorporationInventors: Wilson E. Taylor, Douglas D. Gephardt, Larry E. Hand, Richard V. Spina
-
Patent number: 8082438Abstract: Systems and methods for booting a programmable processor such as a DSP that is incorporated into an HDA codec. The codec and a system memory containing boot program instructions are connected to an HDA bus. In a first mode, the DSP receives boot program instructions via the HDA bus and boots using these instructions. In a second mode, the DSP boots from instructions that are contained in a memory that is connected to the DSP. In one embodiment, the memory connected to the DSP is a component of a plug-in card, and the DSP is configured to determine whether the plug-in card is present, then boot from the memory on the plug-in card if it is present or boot from the system memory via the HDA bus if the plug-in card is not present.Type: GrantFiled: September 1, 2008Date of Patent: December 20, 2011Assignee: D2Audio CorporationInventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas, Adam Zaharias
-
Publication number: 20110305354Abstract: Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.Type: ApplicationFiled: August 25, 2011Publication date: December 15, 2011Applicant: D2AUDIO CORPORATIONInventors: Wilson E. Taylor, Douglas D. Gephardt, Larry E. Hand, Richard V. Spina
-
Patent number: 8028101Abstract: Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.Type: GrantFiled: September 1, 2008Date of Patent: September 27, 2011Assignee: D2Audio CorporationInventors: Wilson E. Taylor, Douglas D. Gephardt, Larry E. Hand, Richard Spina
-
Patent number: 7929718Abstract: Systems and methods for scaling the number of output channels that can be provided in an audio amplification system. In one embodiment, a digital pulse width modulation (PWM) amplification system includes multiple four-channel PWM controller chips that are interconnected to enable synchronization and transfer of digital audio data from one chip to another. Input audio signals received by each of the channels are processed by sample rate converters to generate internal audio signals that have a predetermined sample rate and format. Each of the channels is synchronized so that the internal audio signal of each channel can be processed and output by any of the other channels. The PWM controller chips are connected by a high-speed interconnect that enables the transfer of data between them. Each input audio signal can be mapped to any of the outputs and can be mixed with other input signals.Type: GrantFiled: May 12, 2004Date of Patent: April 19, 2011Assignee: D2Audio CorporationInventors: Douglas D. Gephardt, Jack B. Andersen, Larry E. Hand
-
Patent number: 7738613Abstract: Systems and methods for converting a data stream from a first sample rate to a second sample rate, where the data is received in bursts. In one embodiment, a method includes receiving bursty audio data on a first input line and receiving synchronization data on a second input line that is separate from the first input line. An input sample rate is then estimated for the received audio data based on the received synchronization data and the audio data is converted to an output sample rate. The input sample rate is determined by counting samples received in a time interval and potentially low-pass filtering the result. The audio data may be in packetized, parallel, or other forms, and the synchronization data may include individual signals, such as pulses or bits received at regular or irregular intervals.Type: GrantFiled: March 20, 2004Date of Patent: June 15, 2010Assignee: D2Audio CorporationInventors: Jack B. Andersen, Joel W. Page, Daniel L. W. Chieng, Douglas D. Gephardt
-
Publication number: 20090062948Abstract: Systems and methods for controlling the audio volume of an audio signal in an HDA codec having a programmable processor such as a DSP, wherein the codec receives digital audio signals and audio volume control verbs over an HDA bus, and the audio volume levels associated with the audio volume control verbs are used by the processor in the generation pulse width modulated (PWM) output signals, thereby controlling the audio volume levels of the output signals. The processor may be configured to adjust non-volume parameters such as PWM deadtime, in addition to adjusting audio volume, based on the audio volume levels. The codec may be implemented in a PC or other system that implements an HDA system that includes the HDA bus and HDA codec.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Daniel L. Chieng, Douglas D. Gephardt, Larry E. Hand, Jeffrey M. Klaas, Adam Zaharias
-
Publication number: 20090063738Abstract: Systems and methods for overriding hardwired responses of a codec to High Definition Audio (HDA) verbs that are received from an HDA controller. In one embodiment, an HDA codec is configured to store one or more overriding responses, each of which is associated with a corresponding HDA verb. When an HDA verb is received by the codec, the codec determines whether the verb is associated with one of the overriding responses. If the verb is associated with one of the overriding responses, the overriding response is returned to the HDA controller. If the first HDA verb is not associated with one of the stored overriding responses, provide a hardwired response associated with the first HDA verb to the HDA bus. Overriding responses can be returned for unsupported verbs only, or for any verbs that prompt responses.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas
-
Publication number: 20090063720Abstract: Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Wilson E. Taylor, Douglas D. Gephardt, Larry E. Hand, Richard Spina
-
Publication number: 20090063843Abstract: Systems and methods for booting a programmable processor such as a DSP that is incorporated into an HDA codec. The codec and a system memory containing boot program instructions are connected to an HDA bus. In a first mode, the DSP receives boot program instructions via the HDA bus and boots using these instructions. In a second mode, the DSP boots from instructions that are contained in a memory that is connected to the DSP. In one embodiment, the memory connected to the DSP is a component of a plug-in card, and the DSP is configured to determine whether the plug-in card is present, then boot from the memory on the plug-in card if it is present or boot from the system memory via the HDA bus if the plug-in card is not present.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas, Adam Zaharias
-
Publication number: 20090060228Abstract: Systems and methods for “shadowing” a target codec to provide additional features that are not available in the target codec. In one embodiment, an audio amplification system includes a High Definition Audio (HDA) bus, and an HDA controller, a conventional HDA codec and a shadow HDA codec coupled to the HDA bus. The conventional codec receives audio data and commands from the HDA controller via the bus and processes them to generate an output audio signal. The shadow codec snoops the audio data and commands on the HDA bus that are targeted to the conventional codec. The shadow codec processes the snooped audio data and commands to generate a second audio output. The shadow codec does not communicate with the HDA controller and is transparent to the controller. The shadow codec does not request enumeration from the HDA controller and does not receive an address from the HDA controller.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Daniel L. Chieng, Douglas D. Gephardt, Jeffrey M. Klaas, Adam Zaharias
-
Publication number: 20090063828Abstract: Systems and methods implemented in a PC for enabling communication between an application executing on the CPU and a DSP that is incorporated into a codec in the High Definition Audio (HDA) system, wherein the communication is carried out via the HDA bus. In one embodiment, an HDA codec includes one or more conventional HDA widgets coupled to a programmable processor such as a DSP. The codec includes a set of registers that are configured to store HDA verbs and data transmitted via the HDA bus. The programmable processor is configured to identify verbs that indicate associated information is a communication from an application executing on the CPU, read the associated information, and process the information according to the associated verbs. The information may be program instructions, parametric data, requests for information, etc.Type: ApplicationFiled: September 1, 2008Publication date: March 5, 2009Inventors: Daniel L. Chieng, Douglas D. Gephardt, Larry E. Hand, Jeffrey M. Klaas, Adam Zaharias
-
Patent number: 6499086Abstract: A dedicated bus between a central processing unit and a peripheral unit, such as a graphics controller driving a video display, provides enhanced capability in an environment in which signal processing occurs within the central processing unit. The dedicated bus relieves other data buses, such as the PCI bus, of the need to communicate large amounts of data, such as decompressed video data. The resulting system supports high bandwidth transmissions of decompressed video data, enabling high resolution 24 bit full motion video and multiple data stream video.Type: GrantFiled: January 29, 2001Date of Patent: December 24, 2002Assignee: Advanced Micro Devices Inc.Inventors: Steven L. Belt, Douglas D. Gephardt, Drew J. Dutton, Brett B. Stewart, Rita M. Wisor
-
Publication number: 20010004750Abstract: A dedicated bus between a central processing unit and a peripheral unit, such as a graphics controller driving a video display, provides enhanced capability in an environment in which signal processing occurs within the central processing unit. The dedicated bus relieves other data buses, such as the PCI bus, of the need to communicate large amounts of data, such as decompressed video data. The resulting system supports high bandwidth transmissions of decompressed video data, enabling high resolution 24 bit full motion video and multiple data stream video.Type: ApplicationFiled: January 29, 2001Publication date: June 21, 2001Inventors: Steven L. Belt, Douglas D. Gephardt, Drew J. Dutton, Brett B. Stewart, Rita M. Wisor
-
Patent number: 6219754Abstract: A dedicated bus between a central processing unit and a peripheral unit, such as a graphics controller driving a video display, provides enhanced capability in an environment in which signal processing occurs within the central processing unit. The dedicated bus relieves other data buses, such as the PCI bus, of the need to communicate large amounts of data, such as decompressed video data. The resulting system supports high bandwidth transmissions of decompressed video data, enabling high resolution 24 bit full motion video and multiple data stream video.Type: GrantFiled: December 19, 1997Date of Patent: April 17, 2001Assignee: Advanced Micro Devices Inc.Inventors: Steven L. Belt, Douglas D. Gephardt, Drew J. Dutton, Brett B. Stewart, Rita M. Wisor
-
Patent number: 6163848Abstract: A system and method for re-starting a peripheral bus clock signal and requesting mastership of a peripheral bus are provided that accommodate a power conservation technique in which a peripheral bus clock signal may be stopped. If an alternate bus master requires mastership of the peripheral bus when the peripheral bus clock signal is stopped, the alternate bus master asserts a clock request signal for re-starting the peripheral bus clock. The clock request signal is broadcasted on the peripheral bus and is accordingly received by a clock control circuit. The clock control circuit responsively causes the re-starting of the peripheral bus clock signal. Subsequently, the alternate bus master can generate a bus request signal that is synchronous to the peripheral bus clock signal to thereby obtain a grant signal from a bus arbiter unit.Type: GrantFiled: September 22, 1993Date of Patent: December 19, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Douglas D. Gephardt, Kelly M. Horton
-
Patent number: 6055619Abstract: An audio information processing subsystem 200 is disclosed which includes a stream processor 100 for simultaneously processing multiple streams of audio data. Processing subsystem 200 also includes a program memory 202 coupled to stream processor 100 for storing instructions for controlling processing system 200 and a data memory 203/204 also coupled to stream processor 100. Additionally, a direct memory access circuitry 208 is provided for controlling direct memory accesses to a selected one of program memory 202 and data memory 203/204.Type: GrantFiled: February 7, 1997Date of Patent: April 25, 2000Assignee: Cirrus Logic, Inc.Inventors: Gregory Allen North, Douglas D. Gephardt, James D. Barnette, James D. Austin, Scott Thomas Haban, Thomas Saroshan David, Brian Christopher Kircher