Patents by Inventor Emily R. Kinser
Emily R. Kinser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9249015Abstract: A mold structure having high-precision multi-dimensional components includes: depositing an oxide layer on a top surface of a plurality of semiconductor substrates, patterning a design integrated in one or more of the oxide layers; repositioning the substrates to enable the oxide layers make contact with one another; bonding in sequential order the repositioned substrates using a dielectric bonding, forming a three dimension (3D) mold; filling the 3D mold with filling material and removing the overburden filling material present on a top surface of the component.Type: GrantFiled: February 27, 2013Date of Patent: February 2, 2016Assignees: International Business Machines Corporation, Yale UniversityInventors: Emily R. Kinser, Jan Schroers, Golden Kumar
-
Publication number: 20150368100Abstract: A mold structure having high-precision multi-dimensional components which includes a first oxide layer superimposed on a top of a first semiconductor substrate; a second oxide layer superimposed on a top of a second semiconductor substrate; integrated designs patterned in at least one of the oxide layers; and the first and second semiconductor substrates bonded to one another into a three dimensional (3D) mold such that the first oxide layer only makes partial contact with the second oxide layer such that a portion of the first oxide layer avoids contact with the second oxide layer, the portion of the first oxide layer directly opposite a surface portion of the second semiconductor substrate that is free of the second oxide, the 3D mold selectively filled with a filling material to form a molded high-precision multi-dimensional component.Type: ApplicationFiled: August 28, 2015Publication date: December 24, 2015Inventors: Emily R. Kinser, Jan Schroers, Golden Kumar
-
Patent number: 9059175Abstract: In one embodiment, the invention provides a back-end-of-line (BEOL) line fuse structure. The BEOL line fuse structure includes: a line including a plurality of grains of conductive crystalline material; wherein the plurality of grains in a region between the first end and a second end include an average grain size that is smaller than a nominal grain size of the plurality of grains in a remaining portion of the line.Type: GrantFiled: November 16, 2011Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser
-
Publication number: 20150004781Abstract: In one embodiment, the invention provides a back-end-of-line (BEOL) line fuse structure. The BEOL line fuse structure includes: a line including a plurality of grains of conductive crystalline material; wherein the plurality of grains in a region between the first end and a second end include an average grain size that is smaller than a nominal grain size of the plurality of grains in a remaining portion of the line.Type: ApplicationFiled: September 16, 2014Publication date: January 1, 2015Inventors: Mukta G. Farooq, Emily R. Kinser
-
Patent number: 8922019Abstract: Disclosed is a semiconductor device wherein an insulation layer has a via opening with an aluminum layer in the via opening and in contact with the last wiring layer of the device. There is a barrier layer on the aluminum layer followed by a copper plug which fills the via opening. Also disclosed is a process for making the semiconductor device.Type: GrantFiled: October 31, 2013Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Ian D. Melville, Krystyna W. Semkow
-
Patent number: 8871636Abstract: A line trough and a via cavity are formed within a dielectric layer comprising a fluorosilicate glass (FSG) layer. A fluorine depleted adhesion layer is formed within the line trough and the via cavity either by a plasma treatment that removes fluorine from exposed surfaces of the FSG layer, or by deposition of a substantially fluorine-free dielectric layer. Metal is deposited within the line trough and the via cavity to form a metal line and a metal via. The fluorine depleted adhesion layer provides enhanced adhesion to the metal line compared with prior art structures in which a metal line directly contacts a FSG layer. The enhanced adhesion of metal with an underlying dielectric layer provides higher resistance to delamination for a semiconductor package employing lead-free C4 balls on a metal interconnect structure.Type: GrantFiled: October 7, 2013Date of Patent: October 28, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser
-
Patent number: 8835289Abstract: A wafer and a fabrication method include a base structure including a substrate for fabricating semiconductor devices. The base structure includes a front side where the semiconductor devices are formed and a back side opposite the front side. An integrated layer is formed in the back side of the base structure including impurities configured to alter etch selectivity relative to the base structure such that the integrated layer is selectively removable from the base structure to remove defects incurred during fabrication of the semiconductor devices.Type: GrantFiled: June 12, 2013Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Jennifer C. Clark, Emily R. Kinser, Ian D. Melville, Candace A. Sullivan
-
Patent number: 8835194Abstract: A method of testing a semiconductor substrate having through substrate vias for current leakage which includes: forming a current leakage measurement structure that includes substrate contacts, sensing circuits to sense current leakage from the through substrate vias, the sensing circuits connected to the through substrate vias and to the substrate contacts so that there is a one-to-one correspondence of a substrate contact and sensing circuit to each through substrate via, and a built-in self test (BIST) engine to sense one of the through substrate vias for current leakage. A reference current is applied to the sensing circuits to set a current leakage threshold for the through substrate vias. A through substrate via is selected for sensing for current leakage. The sensing circuit senses the selected through substrate via to determine whether there is current leakage from the selected through substrate via.Type: GrantFiled: November 13, 2013Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Publication number: 20140238574Abstract: A mold structure having high-precision multi-dimensional components includes: depositing an oxide layer on a top surface of a plurality of semiconductor substrates, patterning a design integrated in one or more of the oxide layers; repositioning the substrates to enable the oxide layers make contact with one another; bonding in sequential order the repositioned substrates using a dielectric bonding, forming a three dimension (3D) mold; filling the 3D mold with filling material and removing the overburden filling material present on a top surface of the component.Type: ApplicationFiled: February 27, 2013Publication date: August 28, 2014Applicants: Yale University, International Business Machines CorporationInventors: Emily R. Kinser, Jan Schroers, Golden Kumar
-
Patent number: 8765597Abstract: A line trough and a via cavity are formed within a dielectric layer comprising a fluorosilicate glass (FSG) layer. A fluorine depleted adhesion layer is formed within the line trough and the via cavity either by a plasma treatment that removes fluorine from exposed surfaces of the FSG layer, or by deposition of a substantially fluorine-free dielectric layer. Metal is deposited within the line trough and the via cavity to form a metal line and a metal via. The fluorine depleted adhesion layer provides enhanced adhesion to the metal line compared with prior art structures in which a metal line directly contacts a FSG layer. The enhanced adhesion of metal with an underlying dielectric layer provides higher resistance to delamination for a semiconductor package employing lead-free C4 balls on a metal interconnect structure.Type: GrantFiled: October 7, 2013Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser
-
Patent number: 8749059Abstract: Disclosed is a process of making a semiconductor device wherein an insulation layer has a copper plug in contact with the last wiring layer of the device. There may also be a barrier layer separating the copper plug from the insulation layer. There may also be a cap layer over the copper plug to protect it from oxidation. There may also be a dielectric layer over the cap layer.Type: GrantFiled: March 12, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Ian D. Melville, Krystyna Waleria Semkow
-
Patent number: 8741769Abstract: Disclosed is a process of making a semiconductor device wherein an insulation layer has a copper plug in contact with the last wiring layer of the device. There may also be a barrier layer separating the copper plug from the insulation layer. There may also be a cap layer over the copper plug to protect it from oxidation. There may also be a dielectric layer over the cap layer.Type: GrantFiled: February 14, 2013Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Ian D. Melville, Krystyna Waleria Semkow
-
Patent number: 8692246Abstract: A leakage measurement structure for through substrate vias which includes a semiconductor substrate; a plurality of through substrate vias in the semiconductor substrate extending substantially through the semiconductor substrate; and a leakage measurement structure located in the semiconductor substrate. The leakage measurement structure includes a plurality of substrate contacts extending into the semiconductor substrate; a plurality of sensing circuits connected to the plurality of through substrate vias and to the plurality of the substrate contacts, the plurality of sensing circuits providing a plurality of outputs indicative of current leakage from the plurality of through substrate vias; a built-in self test (BIST) engine to step through testing of the plurality of through substrate vias; and a memory coupled to the BIST engine to receive the outputs from the plurality of sensing circuits. Also included is a method of testing a semiconductor substrate.Type: GrantFiled: September 15, 2011Date of Patent: April 8, 2014Assignee: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Publication number: 20140065738Abstract: A method of testing a semiconductor substrate having through substrate vias for current leakage which includes: forming a current leakage measurement structure that includes substrate contacts, sensing circuits to sense current leakage from the through substrate vias, the sensing circuits connected to the through substrate vias and to the substrate contacts so that there is a one-to-one correspondence of a substrate contact and sensing circuit to each through substrate via, and a built-in self test (BIST) engine to sense one of the through substrate vias for current leakage. A reference current is applied to the sensing circuits to set a current leakage threshold for the through substrate vias. A through substrate via is selected for sensing for current leakage. The sensing circuit senses the selected through substrate via to determine whether there is current leakage from the selected through substrate via.Type: ApplicationFiled: November 13, 2013Publication date: March 6, 2014Applicant: International Business Machines CorporationInventors: Bhavana Bhoovaraghan, Mukta G. Farooq, Emily R. Kinser, Sudesh Saroop
-
Publication number: 20140054778Abstract: Disclosed is a semiconductor device wherein an insulation layer has a via opening with an aluminum layer in the via opening and in contact with the last wiring layer of the device. There is a barrier layer on the aluminum layer followed by a copper plug which fills the via opening. Also disclosed is a process for making the semiconductor device.Type: ApplicationFiled: October 31, 2013Publication date: February 27, 2014Applicant: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Ian D. Melville, Krystyna W. Semkow
-
Patent number: 8658535Abstract: The present disclosure provides a thermo-mechanically reliable copper TSV and a technique to form such TSV during BEOL processing. The TSV constitutes an annular trench which extends through the semiconductor substrate. The substrate defines the inner and outer sidewalls of the trench, which sidewalls are separated by a distance within the range of 5 to 10 microns. A conductive path comprising copper or a copper alloy extends within said trench from an upper surface of said first dielectric layer through said substrate. The substrate thickness can be 60 microns or less. A dielectric layer having interconnect metallization conductively connected to the conductive path is formed directly over said annular trench.Type: GrantFiled: May 9, 2013Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Paul S. Andry, Mukta G. Rarooq, Robert Hannon, Subramanian S. Iyer, Emily R. Kinser, Comelia K. Tsang, Richard P. Volant
-
Publication number: 20140038408Abstract: A line trough and a via cavity are formed within a dielectric layer comprising a fluorosilicate glass (FSG) layer. A fluorine depleted adhesion layer is formed within the line trough and the via cavity either by a plasma treatment that removes fluorine from exposed surfaces of the FSG layer, or by deposition of a substantially fluorine-free dielectric layer. Metal is deposited within the line trough and the via cavity to form a metal line and a metal via. The fluorine depleted adhesion layer provides enhanced adhesion to the metal line compared with prior art structures in which a metal line directly contacts a FSG layer. The enhanced adhesion of metal with an underlying dielectric layer provides higher resistance to delamination for a semiconductor package employing lead-free C4 balls on a metal interconnect structure.Type: ApplicationFiled: October 7, 2013Publication date: February 6, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta G. Farooq, Emily R. Kinser
-
Publication number: 20140038407Abstract: A line trough and a via cavity are formed within a dielectric layer comprising a fluorosilicate glass (FSG) layer. A fluorine depleted adhesion layer is formed within the line trough and the via cavity either by a plasma treatment that removes fluorine from exposed surfaces of the FSG layer, or by deposition of a substantially fluorine-free dielectric layer. Metal is deposited within the line trough and the via cavity to form a metal line and a metal via. The fluorine depleted adhesion layer provides enhanced adhesion to the metal line compared with prior art structures in which a metal line directly contacts a FSG layer. The enhanced adhesion of metal with an underlying dielectric layer provides higher resistance to delamination for a semiconductor package employing lead-free C4 balls on a metal interconnect structure.Type: ApplicationFiled: October 7, 2013Publication date: February 6, 2014Applicant: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser
-
Patent number: 8610283Abstract: Disclosed is a semiconductor device wherein an insulation layer has a copper plug in contact with the last wiring layer of the device. There may also be a barrier layer separating the copper plug from the insulation layer. In a further embodiment, there may also be an aluminum layer between the insulation layer and copper plug. Also disclosed is a process for making the semiconductor device.Type: GrantFiled: October 5, 2009Date of Patent: December 17, 2013Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Ian D. Melville, Krystyna Waleria Semkow
-
Patent number: 8586431Abstract: A method includes patterning a photoresist layer on a structure to define an opening and expose a first planar area on a substrate layer, forming doped portions of the substrate layer in the first planar area, removing a portion of the photoresist to form a second opening defining a second planar area on the substrate layer, and etching to form a first cavity having a first depth defined by the first opening to expose a first contact in the structure and to form a second cavity defined by the second opening to expose a second contact in the structure.Type: GrantFiled: April 26, 2013Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Emily R. Kinser, Richard Wise, Hakeem Yusuff