Patents by Inventor Emrys J. Williams
Emrys J. Williams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20020089335Abstract: An integrated TDR for locating transmission line faults. An integrated circuit comprises a transmitter, a path coupled to the transmitter, and a TDR receiver integrated with the transmitter for analyzing a reflected signal from the path. The TDR receiver compares the reflected signal with a variable reference signal to generate a logic state at a sampling instant determined by a timebase generated by a sampling circuit. The reflected signal equals the variable reference signal when the logic state transitions. The reference signal and the corresponding timebase value are recorded at the logic state transition. A waveform is generated from the recorded reference signal and its corresponding timebase value. A reference point for the waveform is determined. The location of a fault on the transmission line can be determined from the timebase value difference between the reference point and the fault.Type: ApplicationFiled: January 11, 2001Publication date: July 11, 2002Inventor: Emrys J. Williams
-
Patent number: 6408409Abstract: A system for detecting underflow and overflow errors arising within a ring buffer. When the system receives a data word to be transferred through the ring buffer, the system generates a flow indicator value to be stored with the data word in the ring buffer. This flow indicator value contains information that facilitates determining if an underflow has occurred while reading from the ring buffer, or if an overflow has occurred while writing to the ring buffer. Next, the system writes the data word along with the flow indicator value into an entry in the ring buffer. At a later time, the system reads the entry from the ring buffer and generates a predicted flow indicator value. The system compares the flow indicator value read from the ring buffer with the predicted flow indicator value. If the flow indicator value differs from the predicted flow indicator value, the system generates an error signal indicating that an underflow or an overflow has occurred.Type: GrantFiled: November 15, 1999Date of Patent: June 18, 2002Assignee: Sun Microsystems, Inc.Inventors: Emrys J. Williams, Andrew E. Phelps
-
Patent number: 6363493Abstract: A system that automatically integrates a module into a computer system to replace a module that has failed. The system operates by detecting an insertion of the module into the computer system. In response to this insertion, the system reads information from the module in order to identify what type of module has been inserted into the computer system. If the newly inserted module cannot perform functions of the prior module, the system signals an error condition. The system additionally reads information from the module in order to determine if the module has failed since it was first shipped or last repaired. This information was originally written by this or another system upon detection of a failure. If the module has failed since it was first shipped or last repaired, the system signals an error condition. Finally, if no error condition is signaled, the system integrates the module into the computer system.Type: GrantFiled: April 30, 1999Date of Patent: March 26, 2002Assignee: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Publication number: 20020010880Abstract: A multiprocessor computer system which provides fault tolerance includes a number of processing sets. At least one of the processing sets is operable asynchronously of a second processing set. A monitor is connected to receive I/O operations output from the processing sets for identifying faulty operation of those units. The monitor is also operable to synchronise operation of the processing sets by signalling the processing sets on receipt of outputs from those units indicative of a plurality of them being at an equivalent stage of processing. The monitor provides for buffering of I/O operations output from the processing sets and for selective forwarding of those I/O operations to an external I/O bus. The processing set may be formed from a single processor or from multiple processors.Type: ApplicationFiled: September 17, 2001Publication date: January 24, 2002Applicant: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Patent number: 6327668Abstract: A multiprocessor computer system which provides fault tolerance includes a number of processing sets. At least one of the processing sets is operable asynchronously of a second processing set. A monitor is connected to receive I/O operations output from the processing sets for identifying faulty operation of those units. The monitor is also operable to synchronise operation of the processing sets by signalling the processing sets on receipt of outputs from those units indicative of a plurality of them being at an equivalent stage of processing. The monitor provides for buffering of I/O operations output from the processing sets and for selective forwarding of those I/O operations to an external I/O bus. The processing set may be formed from a single processor or from multiple processors.Type: GrantFiled: June 30, 1998Date of Patent: December 4, 2001Assignee: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Patent number: 6256753Abstract: An I/O monitor includes an interface mechanism for connection between a processor and an I/O bus and an error signal modifier. The error signal modifier responds to an error signal from the I/O bus by substituting a determined response for passing to the processor. By returning a determined response to the processor, as opposed to the bus error signal, the need for bus error exception processing by the processor software is removed. The monitor determines a resource forming the source of the bus error and labels the resource as defective in a status register for the resource in the monitor. The monitor generates an interrupt when a resource is first labelled as defective. Subsequently, further access to the resource by the processor are handled by the monitor. The monitor responds to an I/O read operation to a resource labelled as defective to prevent the I/O read operation from being passed to the bus and to return a determined data response.Type: GrantFiled: June 30, 1998Date of Patent: July 3, 2001Assignee: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Patent number: 6247143Abstract: A multiprocessor computer system which provides fault tolerance includes a number of processing sets. At least one of the processing sets is operable asynchronously of a second processing set. A monitor is connected to receive I/O operations output from the processing sets for identifying faulty operation of those units. The monitor is also operable to synchronize operation of the processing sets by signalling the processing sets on receipt of outputs from those units indicative of a plurality of them being at an equivalent stage of processing. The common monitor can be operable to determine not only faulty operation of the processing sets, but also to synchronize those units by monitoring the I/O operations output from the units. The monitor provides for buffering of I/O operations output from the processing sets and for selective forwarding of those I/O operations to an external I/O bus. A processing set may be formed from a single processor, or may be formed from multiple symmetric processors.Type: GrantFiled: June 30, 1998Date of Patent: June 12, 2001Assignee: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Patent number: 6216186Abstract: A module for a modular system includes requirement indicators defining features of a component required for the module to operate, capability indicators defining features provided by the module and ability indicators defining features of the component acceptable to the module. The combination of the requirements, compatibility and ability indicators provides a very flexible structure for indicating and testing requirements and capabilities in that it permits the designation of requirements, capabilities and the capability to accept inverted capabilities. A variable number of the requirement, capability and ability indicators can be provided to accommodate future requirements. Verification logic is operable to determine compatibility when defined relationships between the requirement, capability and ability indicators for the module and an interconnected component are met. One of the module and the component can be a system component such as a mother board.Type: GrantFiled: June 15, 1998Date of Patent: April 10, 2001Assignee: Sun Microsystems, Inc.Inventors: Martin Mayhead, Emrys J. Williams
-
Patent number: 6212652Abstract: A system that allows a programmer to insert instructions into a computer program that change criteria used by a logic analyzer to gather data. This criteria may include, a qualifier, which is used to filter data gathered by the logic analyzer, or a trigger condition that is used by the logic analyzer to decide when to take a snapshot of the data. This system operates by configuring the logic analyzer to change its criterion for recording data when an instruction in the computer program is executed that communicates with the logic analyzer. The system additionally provides special programming language instructions, which communicate with the logic analyzer. By inserting the special instructions into a computer program, a programmer can select the criterion that the logic analyzer uses to gather data at key points in a computer program. This allows the programmer to specify how data is to be collected by the logic analyzer in different sections of code.Type: GrantFiled: November 17, 1998Date of Patent: April 3, 2001Assignee: Sun Microsystems, Inc.Inventor: Emrys J. Williams
-
Patent number: 6173416Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: January 9, 2001Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6170068Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: January 2, 2001Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6167477Abstract: A bridge for a computer system comprising at least a first processing set and a second processing set each connected to the bridge via an I/O bus. A resource control mechanism in the bridge comprises: an interface for exchanging signals with one or more resource slots of a device bus that is capable of being connected to the bridge, each of the resource slots being capable of communicating with a system resource; and a register associated with each system resource, the register having switchable indicia that indicate an operating state of the associated system resource, the control mechanism being operable in use to direct signals to and/or from respective system resources of the computer system.Type: GrantFiled: June 15, 1998Date of Patent: December 26, 2000Assignee: Sun Microsystems, Inc.Inventors: Paul J. Garnett, Stephen Rowlinson, Femi A. Oyelakin, Emrys J. Williams
-
Patent number: 6141766Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: October 31, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6138198Abstract: A bridge for a multi-processor system includes bus interfaces for connection to an I/O bus of a first processing set, an I/O bus of a second processing set and a device bus. A bridge control mechanism is configured to compare address and data phases of I/O accesses by the first and second processing sets. At least one dissimilar data register is provided for each processing set. The bridge control mechanism is operable in response to an address phase of a dissimilar data register write access to disregard any differences in the data phase for the dissimilar data write access. Non-deterministic data (for example relating to a real time clock) can be output from the processing sets in a combined (lockstep comparison) mode. A read destination address supplied in common by the first and second processing sets for a dissimilar data read access can cause data read from a determined one of the dissimilar data registers to be supplied the first and second processing sets.Type: GrantFiled: June 15, 1998Date of Patent: October 24, 2000Assignee: Sun Microsystems, Inc.Inventors: Paul J. Garnett, Stephen Rowlinson, Femi A. Oyelakin, Emrys J. Williams
-
Patent number: 6134679Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: October 17, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6134672Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: October 17, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6092218Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: July 18, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6049893Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: April 11, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6047392Abstract: A system and method for tracking dirty memory which, in one embodiment, comprises a first memory corresponding to a first processor, a second memory corresponding to a second processor and a third memory coupled to the first memory, wherein the third memory stores bits corresponding to the pages of the first memory, and wherein each bit is set to "dirty" when the first processor writes to the corresponding page of the first memory and is set to "clean" when the corresponding page of the first memory is copied to a corresponding page of the second memory. The system and method can be used in a computer having multiple cpusets to assist in cpuset re-integration by copying the contents of one cpuset's memory to another cpuset's memory while the operating system of the computer continues to run.Type: GrantFiled: March 22, 1999Date of Patent: April 4, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams
-
Patent number: 6038684Abstract: A fault-tolerant computer architecture is described wherein the effect of hardware faults is diminished. The architecture employs a main data bus having a plurality of interface slots for interconnecting conventional computer sub-systems. The number and type of sub-systems may vary considerably, however, a central processor sub-system which encompasses the inventive elements of the invention is always included. The central processor sub-system employs a plurality of central processing modules operating in parallel in a substantially synchronized manner. One of the central processing modules operates as a master central processing module, and is the only module capable of reading data from and writing data to the main data bus. The master central processing module is initially chosen arbitrarily from among the central processing modules.Type: GrantFiled: March 22, 1999Date of Patent: March 14, 2000Assignee: Sun Microsystems, Inc.Inventors: David C. Liddell, Emrys J. Williams