Patents by Inventor En Huang
En Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12388065Abstract: A circuit is provided. The circuit includes a first die that includes a memory array, and the memory array includes a plurality of memory cells, a sensing element coupled to the plurality of memory cells, and a first plurality of conductive pads coupled to the sensing element. The circuit also includes a second die that includes an address decoder associated with the memory array of the first die and a second plurality of conductive pads coupled to the address decoder. The first die is coupled to the second die by an interposer. The address decoder of the second die is coupled to the sensing element of the first die. A first voltage swing of the first die is larger than a second voltage swing of the second die.Type: GrantFiled: July 5, 2023Date of Patent: August 12, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yi-Ching Liu, Yih Wang, Chia-En Huang
-
Publication number: 20250255074Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor structure, an outer electrode structure, an inner electrode structure, and an adjustment structure. The semiconductor structure includes a first portion and a second portion, wherein the second portion is on the first portion and includes an active region. The outer electrode structure is on the first portion of the semiconductor structure and has a first top surface. The inner electrode structure is on the second portion of the semiconductor structure and has a second top surface. The adjustment structure covers the semiconductor structure and is in contact with the outer electrode structure and the inner electrode structure, and the adjustment structure has a third top surface. The third top surface is substantially coplanar with either the first top surface, the second top surface, or both.Type: ApplicationFiled: February 5, 2025Publication date: August 7, 2025Inventors: Chih-Ming SHEN, Chia-Yin HSU, Shih-I CHEN, Ching-En HUANG, Hao-Ming KU, Tzu-Ling YANG, Jui-Hsien TSENG
-
Patent number: 12382714Abstract: A semiconductor device is disclosed. The semiconductor device includes a fin-based structure formed on a substrate. The semiconductor device includes a plurality of first nanosheets, vertically spaced apart from one another, that are formed on the substrate. The semiconductor device includes a first source/drain (S/D) region electrically coupled to a first end of the fin-based structure. The semiconductor device includes a second S/D region electrically coupled to both of a second end of the fin-based structure and a first end of the plurality of first nanosheets. The semiconductor device includes a third S/D region electrically coupled to a second end of the plurality of first nanosheets. The fin-based structure has a first crystal lattice direction and the plurality of first nanosheets have a second crystal lattice direction, which is different from the first crystal lattice direction.Type: GrantFiled: July 25, 2022Date of Patent: August 5, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang, Yih Wang
-
Patent number: 12382629Abstract: A semiconductor device comprising a source, and a drain spaced apart from the source in a first direction. A channel layer is disposed radially outwards of at least one radially outer surface of the source and the drain in a second direction perpendicular to the first direction, the channel layer extending in the first direction. A memory layer is disposed on a radially outer surface of the channel layer in the second direction and extending in the first direction. A contact structure is interposed between the channel layer and at least a portion of the source and/or the drain, the contact structure having a lower resistance than the channel layer.Type: GrantFiled: August 20, 2021Date of Patent: August 5, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Publication number: 20250247101Abstract: Phase lock loop with improved performances and related method; the former may comprise a first detector, a second detector, a multiplexer, a filter, an oscillator, a frequency-divider and a feedback circuit. The first detector may be coupled to a reference node, a frequency-division node, a first node and a lock-control node. The second detector may be coupled to the reference node, a feedback node and a second node. The multiplexer may be coupled to the first node, the second node, the lock-control node and a filter node. The filter may be coupled to the filter node and a third node. The oscillator may be coupled to the third node and a fourth node. The frequency-divider may be coupled to the fourth node and the frequency-division node. The feedback circuit may be coupled to the reference node, the fourth node, the lock-control node and the feedback node.Type: ApplicationFiled: January 23, 2025Publication date: July 31, 2025Inventors: Yen-Yin HUANG, Hsiang-En Huang
-
Patent number: 12376311Abstract: A memory device, a semiconductor device and manufacturing methods for forming the memory device and the semiconductor device are provided. The memory device includes a stacking structure, a switching layer, channel layers and pairs of conductive pillars. The stacking structure includes alternately stacked isolation layers and word lines, and extends along a first direction. The stacking structure has a staircase portion and a connection portion at an edge region of the stacking structure. The connection portion extends along the staircase portion and located aside the staircase portion, and may not be shaped into a staircase structure. The switching layer covers a sidewall of the stacking structure. The channel layers cover a sidewall of the switching layer, and are laterally spaced apart from one another along the first direction. The pairs of conductive pillars stand on the substrate, and in lateral contact with the switching layer through the channel layers.Type: GrantFiled: July 3, 2023Date of Patent: July 29, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Han-Jong Chia, Yi-Ching Liu, Chia-En Huang, Sheng-Chen Wang, Feng-Cheng Yang, Chung-Te Lin
-
Patent number: 12374399Abstract: A memory device includes a first memory cell. The first memory cell includes: a first conductor structure extending along a lateral direction; a first memory film comprising a first portion wrapping around a first portion of the first conductor structure; and a first semiconductor film wrapping around the first portion of the first memory film. A second conductor structure extends along a vertical direction and is coupled to a first end portion of the first semiconductor film along the lateral direction. A third conductor structure extends along the vertical direction and is coupled to a second end portion of the first semiconductor film along the lateral direction.Type: GrantFiled: August 20, 2021Date of Patent: July 29, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12376329Abstract: A semiconductor device, comprises a source structure comprising an active source portion, an inactive source portion spaced apart from the active source portion in a vertical direction, and a first dielectric structure interposed between the active source portion and the inactive source portion. A drain structure is spaced apart from the source structure in a first direction. A channel layer is disposed on outer surfaces of the source and the drain structures. A memory layer is disposed on an outer surface of the channel layer so as to wrap around the channel layer. At least one gate layer is in electrical communication with the active source portion.Type: GrantFiled: August 27, 2021Date of Patent: July 29, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12374396Abstract: Disclosed herein are systems, methods and apparatuses related to a memory array. In one aspect, the memory array includes a set of resistive storage circuits including a first subset of resistive storage circuits connected between a first local line and a second local line in parallel. The first local line and the second local line may extend along a first direction. In one aspect, for each resistive storage circuit of the first subset of resistive storage circuits, current injected at a first common entry point of the first local line exits through a first common exit point of the second local line, such that each resistive storage circuit of the first subset of resistive storage circuits may have same or substantial equal resistive loading.Type: GrantFiled: June 12, 2024Date of Patent: July 29, 2025Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang, Yi-Ching Liu, Yih Wang
-
Publication number: 20250240965Abstract: A memory device includes a first signal line, a second signal line, a first memory cell, a second memory cell, a third memory cell and a fourth memory cell. The first memory cell is coupled to the first signal line. The second memory cell has a first terminal coupled to the first signal line through the first memory cell and a second terminal coupled to the second signal line. The third memory cell is coupled to the first signal line. The fourth memory cell is coupled to the first signal line through the third memory cell, wherein a parasitic capacitance of the fourth memory cell is isolated from the second memory cell through the third memory cell.Type: ApplicationFiled: April 16, 2025Publication date: July 24, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang, Han-Jong Chia, Yi-Ching Liu, Sheng-Chen Wang, Feng-Cheng Yang, Chung-Te Lin
-
Patent number: 12369325Abstract: A semiconductor structure includes an isolation layer; first and second source/drain (S/D) metal electrodes over the isolation layer; a metal gate disposed laterally between the first and the second S/D metal electrodes; a ferroelectric layer on a bottom surface and sidewall surfaces of the metal gate; and an oxide semiconductor layer. The oxide semiconductor layer includes a first portion under the first and the second S/D metal electrodes; a second portion under the ferroelectric layer and being thicker than the first portion; third portions above the first and the second S/D metal electrodes, respectively; and fourth portions on sidewalls of the first and the second S/D metal electrodes, respectively, and connecting the third portions to the second portion.Type: GrantFiled: August 24, 2022Date of Patent: July 22, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12369316Abstract: A semiconductor device includes a first memory array which includes a first memory string including a plurality of first memory cells arranged in a vertical direction. The first memory array further includes a first conductive structure operatively coupled to the first memory string that extends through the first memory array in the vertical direction. The semiconductor device further includes a second memory array including a second memory string including a plurality of second memory cells arranged in the vertical direction. The second memory array further includes a second conductive structure operatively coupled to the second memory string that extends through the second memory array in the vertical direction. The semiconductor device further includes a bowl-shaped conductive structure interposed between the first and second memory arrays, and configured to operatively couple the first conductive structure to the second conductive structure.Type: GrantFiled: January 27, 2022Date of Patent: July 22, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12361192Abstract: A memory device includes a bit line, a word line, a memory cell including a capacitor and a transistor, and a controller. The transistor has a gate terminal coupled to the word line, a first terminal, and a second terminal. The capacitor has a first end coupled to the first terminal of the transistor, a second end coupled to the bit line, and an insulating material between the first end and the second end. The controller, in a programming operation, applies a turn-ON voltage via the word line to the gate terminal of the transistor to turn ON the transistor, and applies a program voltage via the bit line to the second end of the capacitor to apply, while the transistor is turned ON, a predetermined break-down voltage or higher between the first end and the second end of the capacitor to break down the insulating material of the capacitor.Type: GrantFiled: November 7, 2022Date of Patent: July 15, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Sheng Chang, Chia-En Huang, Chien-Ying Chen
-
Patent number: 12363909Abstract: A semiconductor device comprises a first conductive structure extending along a vertical direction and a second conductive structure extending along the vertical direction. The second conductive structure is spaced apart from the first conductive structure along a lateral direction. The semiconductor device further comprises a plurality of third conductive structures each extending along the lateral direction. The plurality of third conductive structures are disposed across the first and second conductive structures. The first and second conductive structures each have a varying width along the lateral direction. The plurality of third conductive structures have respective different thicknesses in accordance with the varying width of the first and second conductive structures.Type: GrantFiled: August 8, 2023Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Peng-Chun Liou, Ya-Yun Cheng, Yi-Ching Liu, Meng-Han Lin, Chia-En Huang
-
Patent number: 12363910Abstract: A semiconductor device includes a first conductor structure extending along a lateral direction. The semiconductor device includes a first memory film that extends along a vertical direction and is in contact with the first conductor structure. The semiconductor device includes a first semiconductor film that extends along the vertical direction and is in contact with the first memory film. Ends of the first semiconductor film align with ends of the first memory film, respectively. The semiconductor device includes a second conductor structure extending along the vertical direction. The semiconductor device includes a third conductor structure extending along the vertical direction. The semiconductor device includes a fourth conductor structure extending along the vertical direction. The second and fourth conductor structures are coupled to the ends of the first semiconductor film, and the third conductor structure is coupled to a portion of the first semiconductor film between its ends.Type: GrantFiled: August 9, 2023Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12362017Abstract: A memory device includes a plurality of word lines (WLs) above a substrate; a plurality of memory strings laterally isolated from each other, each of the plurality of memory strings being operatively coupled to a respective subset of the plurality of WLs; and a plurality of drivers, each of the plurality of drivers being configured to control a corresponding one of the plurality of WLs and including a first transistor having a first conductive type and a second transistor having a second conductive type opposite to the first conductive type.Type: GrantFiled: April 11, 2024Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Ying Lee, Chia-En Huang, Chieh Lee
-
Patent number: 12361981Abstract: One aspect of this description relates to a memory array. In some embodiments, the memory array includes a first memory cell coupled between a first local select line and a first local bit line, a second memory cell coupled between a second local select line and a second local bit line, a first switch coupled to a global bit line, a second switch coupled between the first local bit line and the first switch, and a third switch coupled between the second local select line and the first switch.Type: GrantFiled: March 12, 2024Date of Patent: July 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chia-Ta Yu, Chia-En Huang, Sai-Hooi Yeong, Yih Wang, Yi-Ching Liu
-
Patent number: 12356629Abstract: A semiconductor die comprises a device portion comprising: an array of active memory devices extending in a first direction, and interface portions located adjacent to axial ends of the device portion in the first direction. The interface portions have a staircase profile in a vertical direction and comprise an array of dummy memory devices and an array of gate vias. The dummy memory devices are axially aligned with the active memory devices in the first direction, each dummy memory device comprising at least one interface via. Moreover, each row of the array of gate vias extends in the first direction and is located parallel to a row of the array of dummy memory devices in a second direction perpendicular to the first direction. Each gate via is electrically coupled to the at least one interface via of a dummy memory device located adjacent thereto.Type: GrantFiled: May 30, 2023Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Han Lin, Chia-En Huang
-
Patent number: 12356683Abstract: A semiconductor device includes a plurality of first nanostructures extending along a first lateral direction. The semiconductor device includes a first epitaxial structure and second epitaxial structure respectively coupled to ends of each of the plurality of first nanostructures along the first lateral direction. The semiconductor device includes a dielectric fin structure disposed immediately next to a sidewall of each of the plurality of first nanostructures facing a second lateral direction perpendicular to the first lateral direction. The semiconductor device includes a first gate structure wrapping around each of the plurality of first nanostructures except for the sidewalls of the first nanostructures. The semiconductor device includes a metal structure disposed above the first gate structure and coupled to one of the first or second epitaxial structure.Type: GrantFiled: March 29, 2024Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang
-
Patent number: 12354950Abstract: A memory device is disclosed. The memory device includes a transistor. The memory device includes a resistor electrically coupled to the transistor, the transistor and the resistor forming an electrical fuse (eFuse) memory cell. The memory device includes a plurality of interconnect structures formed over a source/drain structure of the transistor. The memory device includes a plurality of via structures formed over the source/drain structure of the transistor. The resistor is disposed between the source/drain structure of the transistor and a topmost one of the plurality of interconnect structures. The resistor is formed of titanium nitride (TiN).Type: GrantFiled: July 24, 2023Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang