Patents by Inventor Erwin Hijzen
Erwin Hijzen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7867864Abstract: The invention relates to a method of manufacturing a semiconductor device comprising a field effect transistor, in which method a semiconductor body of silicon with a substrate is provided at a surface thereof with a source region and a drain region of a first conductivity type which are situated above a buried isolation region and with a channel region, between the source and drain regions, of a second conductivity type, opposite to the first conductivity type, and with a gate region separated from the surface of the semiconductor body by a gate dielectric and situated above the channel region, wherein a mesa is formed in the semiconductor body in which the channel region is formed and wherein the source and drain regions are formed on both sides of the mesa in a semiconductor region that is formed using epitaxial growth, the source and drain regions thereby contacting the channel region.Type: GrantFiled: January 4, 2007Date of Patent: January 11, 2011Assignee: NXP B.V.Inventors: Sebastien Nuttinck, Giberto Curatola, Erwin Hijzen, Philippe Meunier-Beillard
-
Publication number: 20100289022Abstract: The invention relates to a method of manufacturing a semiconductor device (10) with a substrate (11) and a semiconductor body (12) which is provided with at least one bipolar transistor having an emitter region (1), a base region (2) and a collector region (3), wherein in the semiconductor body (12) a first semiconductor region (13) is formed that forms one (3) of the collector and emitter regions (1,3) and on the surface of the semiconductor body (12) a stack of layers is formed comprising a first insulating layer (4), a polycrystalline semiconductor layer (5) and a second insulating layer (6) in which stack an opening (7) is formed, after which by non-selective epitaxial growth a further semiconductor layer (22) is deposited of which a monocrystalline horizontal part on the bottom of the opening (7) forms the base region (2) and of which a polycrystalline vertical part (2A) on a side face of the opening (7) is connected to the polycrystalline semiconductor layer (5), after which spacers (S) are formed paralType: ApplicationFiled: October 29, 2006Publication date: November 18, 2010Applicant: NXP B.V.Inventors: Joost Melai, Erwin Hijzen, Philippe Meunier-Beillard, Johannes J.T.M. Donkers
-
Publication number: 20100237434Abstract: The invention relates to a semiconductor device (10) with a substrate (11) and a semiconductor body (12) of silicon which comprises an active region (A) with a transistor (T) and a passive region (P) surrounding the active region (A) and which is provided with a buried conducting region (1) of a metallic material that is connected to a conductive region (2) of a metallic material sunken from the surface of the semiconductor body (12), by which the buried conductive region (1) is made electrically connectable at the surface of the semiconductor body (12). According to the invention, the buried conducting region (1) is made at the location of the active region (A) of the semiconductor body (12). In this way, a very low buried resistance can be locally created in the active region (A) in the semiconductor body (12), using a metallic material that has completely different crystallographic properties from the surrounding silicon. This is made possible by using a method according to the invention.Type: ApplicationFiled: June 22, 2006Publication date: September 23, 2010Applicant: NXP B.V.Inventors: Wibo D. Van Noort, Jan Sonsky, Philippe Meunier-Beillard, Erwin Hijzen
-
Patent number: 7696599Abstract: A trench MOSFET with drain (8), drift region (10) body (12) and source (14). In order to improve the figure of merit for use of the MOSFET as control and sync FETs, the trench (20) is partially filled with dielectric (24) adjacent to the drift region (10) and a graded doping profile is used in the drift region (10).Type: GrantFiled: November 26, 2004Date of Patent: April 13, 2010Assignee: NXP B.V.Inventors: Raymond J. E. Hueting, Erwin A. Hijzen
-
Publication number: 20100068863Abstract: The invention relates to a method of manufacturing a semiconductor device (10) comprising a substrate (12) and a silicon semiconductor body (11) and comprising a bipolar transistor with an emitter region (1) of a first conductivity type, a base region (2) of a second conductivity type opposite to the first conductivity type, and a collector region (3) of the first conductivity type, on the surface of the semiconductor body (11) in which the collector region (3) is formed at least an epitaxial semiconductor layer (20,21,22) being deposited in which the base region (2) is formed, on top of this an etch stop layer (15) being deposited on which a silicon low-crystalline semiconductor layer (24) is deposited in which a connection zone of the base region (2) is formed and in which at the location of an emitter region (1) to be formed an opening (7) is provided running up to the etch stop layer (15), a portion of the etch stop layer (15) covering the opening (7) being removed by means of etching and also an adjoininType: ApplicationFiled: June 12, 2007Publication date: March 18, 2010Applicant: NXP B.V.Inventor: Erwin Hijzen
-
Publication number: 20100052081Abstract: A method of manufacturing a structure (1100), the method comprising forming a cap element (401) on a substrate (101), removing material (103) of the substrate (101) below the cap element (401) to thereby form a gap (802) between the cap element (401) and the substrate (101), and rearranging material of the cap element (401) and/or of the substrate (101) to thereby merge the cap element (401) and the substrate (101) to bridge the gap (802).Type: ApplicationFiled: November 15, 2007Publication date: March 4, 2010Applicant: NXP, B.V.Inventors: Johannes Donkers, Erwin Hijzen, Philippe Meunier-Beillard, Gerhard Koops
-
Patent number: 7671390Abstract: A semiconductor device is formed with a lower field plate (32) and optional lateral field plates (34) around semiconductor (20) in which devices are formed, for example power FETs or other transistor or diode types. The semiconductor device is manufactured by forming trenches with insulated sidewalls, etching cavities (26) at the base of the trenches which join up and then filling the trenches with conductor (30).Type: GrantFiled: May 25, 2005Date of Patent: March 2, 2010Assignee: NXP B.V.Inventors: Jan Sonsky, Erwin A. Hijzen, Michael A. A. In 'T Zandt
-
Patent number: 7671440Abstract: A field-effect transistor having cells (18) each having a source region (22), source body region (26), drift region (20), drain body region (28) and drain region (24) arranged longitudinally, laterally alternating with structures to achieve a reduced surface field. In embodiments, the structures can include longitudinally spaced insulated gate trenches (35) defining a gate region (31) adjacent the source or drain region (22, 24) and a longitudinally extending potential plate region (33) adjacent the drift region (20). Alternatively, a separate potential plate region (33) or a longitudinally extending semi-insulating field plate (50) may be provided adjacent the drift region (20). The transistor is suitable for bi-directional switching.Type: GrantFiled: June 10, 2004Date of Patent: March 2, 2010Assignee: NXP B.V.Inventors: Raymond J. E. Hueting, Erwin A. Hijzen
-
Publication number: 20100047987Abstract: The invention provides a method for fabricating a bipolar transistor applying a standard shallow trench isolation fabrication method to simultaneously form a vertical bipolar transistor (29) or a lateral bipolar transistor (49) in a first trench (5, 50) and a shallow trench isolation region (27, 270) in a second trench (7, 70). Further, the fabrication method may simultaneously form a vertical bipolar transistor (27) in the first trench (5, 50), a lateral bipolar transistor (49) in a third trench and a shallow trench isolation region (27, 270) in the second trench (7, 70).Type: ApplicationFiled: April 24, 2006Publication date: February 25, 2010Applicant: NXP B.V.Inventors: Johannes Josephus Theodorus Marin Donkers, Erwin Hijzen, Wibo Daniel Van Noort
-
Patent number: 7659169Abstract: There is a method of manufacturing a semiconductor device with a dual gate field effect transistor, the method including a semiconductor body a semiconductor material having a surface with a source region and a drain region of a first conductivity type and with a channel region of a second conductivity type opposite to the first conductivity type between the source region and the drain region and with a first gate region separated from the surface of the semiconductor body by a first gate dielectric above the channel region and with a second gate region situated opposite to the first gate region and formed within a recess in an opposite surface of the semiconductor body so as to be separated from the channel region by a second gate dielectric wherein the recess is formed with a local change of the doping of the channel region and by etching starting from the opposite surface of the semiconductor body.Type: GrantFiled: August 10, 2005Date of Patent: February 9, 2010Assignee: NXP B.V.Inventors: Radu Surdeanu, Erwin Hijzen, Michael Antoine Zandt, Raymond Josephus Hueting
-
Patent number: 7629647Abstract: A semiconductor device has a trench (42) adjacent to a cell (18). The cell includes source and drain contact regions (26, 28), and a central body (40) of opposite conductivity type. The device is bidirectional and controls current in either direction with a relatively low on-resistance. Preferred embodiments include potential plates (60) that act together with source and drain drift regions (30, 32) to create a RESURF effect.Type: GrantFiled: June 10, 2004Date of Patent: December 8, 2009Assignee: NXP B.V.Inventors: Raymond J. E. Hueting, Erwin A. Hijzen
-
Patent number: 7605027Abstract: A method of fabricating a bipolar transistor in a first trench (11) is disclosed wherein only one photolithographic mask is applied which forms a first trench (11) and a second trench (12). A collector region (21) is formed self-aligned in the first trench (11) and the second trench (12). A base region (31) is formed self-aligned on a portion of the collector region (21), which is in the first trench (11). An emitter region (41) is formed self-aligned on a portion of the base region (31). A contact to the collector region (21) is formed in the second trench (12) and a contact to the base region (31) is formed in the first trench (11). The fabrication of the bipolar transistor may be integrated in a standard CMOS process.Type: GrantFiled: April 24, 2006Date of Patent: October 20, 2009Assignee: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J. T. M. Donkers, Francois Neuilly
-
Publication number: 20090200641Abstract: The invention relates to a semiconductor device (10) with a semiconductor body (12) comprising a bipolar transistor with an emitter region, a base region and a collector region (1, 2, 3) of, respectively, a first conductivity type, a second conductivity type opposite to the first conductivity type, and the first conductivity type. One of the emitter or collector regions (1, 3) comprises a nanowire (30). The base region (2) has been formed from a layer (20) at the surface of the semiconductor body (12); the other one (3, 1) of the emitter or collector regions (1, 3) has been formed in the semiconductor body (12) below the base region (2). The emitter or collector region (1, 3) comprising the nanowire (30) has been provided on the surface of the semiconductor body (12) such that its longitudinal axis extends perpendicularly to the surface.Type: ApplicationFiled: July 7, 2005Publication date: August 13, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Godefridus Adrianus Maria Hurkx, Prabhat Agarwal, Abraham Rudolf Balkenende, Petrus Hubertus Cornelis Magnee, Melanie Maria Hubertina Wagemans, Erik Petrus Antonius Maria Bakkers, Erwin Hijzen
-
Publication number: 20090200577Abstract: The invention relates to a semiconductor device with a substrate (11) and a semiconductor body (11) comprising a bipolar transistor with an emitter region (1), a base region (2) and a collector region (3) comprising a first, a second and a third connection conductor, which emitter region (1) comprises a mesa-shaped emitter connection region (1A) provided with spacers (4) and adjacent thereto a base connection region (2A) comprising a conductive region (2AA) of poly crystalline silicon. In a device (10) according to the invention, the base connection region (2A) comprises a further conducting region (2AB), which is positioned between the conductive region (2AA) of poly crystalline silicon and the base region (2) and which is made of a material with respect to which the conducting region (2AA) of polycrystalline silicon is selectively etchable. Such a device (10) is easy to manufacture by means of a method according to the invention and its bipolar transistor possesses excellent RF properties.Type: ApplicationFiled: June 20, 2006Publication date: August 13, 2009Applicant: NXP B.V.Inventors: Erwin Hijzen, Joost Melai, Francois Neuilly
-
Publication number: 20090166753Abstract: The invention relates to a semiconductor device (10) with a substrate (11) and a semiconductor body (1) comprising a bipolar transistor with in that order a collector region (2), a base region (3), and an emitter region (4), wherein the semiconductor body comprises a projecting mesa (5) comprising at least a portion of the collector region (2) and the base region (3), which mesa is surrounded by an isolation region (6). According to the invention, the semiconductor device (10) also comprises a field effect transistor with a source region, a drain region, an interposed channel region, a superimposed gate dielectric (7), and a gate region (8), which gate region (8) forms a highest part of the field effect transistor, and the height of the mesa (5) is greater than the height of the gate region (8). This device can be manufactured inexpensively and easily by a method according to the invention, and the bipolar transistor can have excellent high-frequency characteristics.Type: ApplicationFiled: June 12, 2007Publication date: July 2, 2009Applicants: NXP B.V., INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM VZWInventors: Erwin Hijzen, Joost Melai, Wibo D. Van Noort, Johannes J.T.M Donkers, Philippe Meunier-Beillard, Andreas M. Piontek, Li Jen Choi, Stefaan Van Huylenbroeck
-
Publication number: 20090159938Abstract: The invention relates to a method of manufacturing a semiconductor device (10) comprising a field effect transistor, in which method a semiconductor body of silicon (12) with a substrate (11) is provided at a surface thereof with a source region (1) and a drain region (2) of a first conductivity type which are situated above a buried isolation region (3,4) and with a channel region (5), between the source and drain regions (1,2), of a second conductivity type, opposite to the first conductivity type, and with a gate region (6) separated from the surface of the semiconductor body (12) by a gate dielectric (7) and situated above the channel region (5), and wherein a mesa (M) is formed in the semiconductor body (12) in which the channel region (5) is formed and wherein the source and drain regions (1,2) are formed on both sides of the mesa (M) in a semiconductor region (8) that is formed using epitaxial growth, the source and drain regions (1,2) thereby contacting the channel region (5).Type: ApplicationFiled: January 4, 2007Publication date: June 25, 2009Applicant: NXP B.V.Inventors: Sebastien Nuttinck, Gilberto Curatola, Erwin Hijzen, Philippe Meunier-Beillard
-
Patent number: 7538337Abstract: Semiconductor devices may be fabricated using nanowires. In an example embodiment, a conductive gate may be used to control conduction along the nanowires, in which case one of the contacts is a drain and the other a source. The nanowires may be grown in a trench or through-hole in a substrate or in particular in an epitaxial layer on substrate. In another example embodiment, the gate may be provided only at one end of the nanowires. The nanowires can be of the same material along their length; alternatively different materials can be used, especially different materials adjacent to the gate and between the gate and the base of the trench.Type: GrantFiled: June 7, 2005Date of Patent: May 26, 2009Assignee: NXP B.V.Inventors: Erwin A. Hijzen, Erik P. A. M. Bakkers, Raymond J. E. Hueting, Abraham R. Balkenende
-
Patent number: 7485534Abstract: A method of making a trench MOSFET includes forming a layer of porous silicon (26) at the bottom of a trench and then oxidizing the layer of porous silicon (26) to form a plug (30) at the bottom of the trench. This forms a thick oxide plug at the bottom of the trench thereby reducing capacitance between gate and drain.Type: GrantFiled: December 8, 2003Date of Patent: February 3, 2009Assignee: NXP B.V.Inventor: Erwin A. Hijzen
-
Publication number: 20080315361Abstract: The invention relates to a semiconductor device (10) with a substrate (11) and a semiconductor body (12) comprising a vertical bipolar transistor with an emitter region, a base region and a collector region (1, 2, 3) of, respectively, a first conductivity type, a second conductivity type opposite to the first conductivity type and the first conductivity type, wherein the collector region (3) comprises a first sub-region (3A) bordering the base region (2) and a second sub-region (3B) bordering the first sub-region (3A) which has a lower doping concentration than the second sub-region (3B), and the transistor is provided with a gate electrode (5) which laterally borders the first sub-region (3A) and by means of which the first sub-region (3A) may be depleted.Type: ApplicationFiled: July 7, 2005Publication date: December 25, 2008Inventors: Godefridus Adrianus Maria Hurkx, Prabhat Agarwal, Erwin Hijzen, Raymond Josephus Engelbart Hueting
-
Publication number: 20080233688Abstract: A method of fabricating a bipolar transistor in a first trench (11) is disclosed wherein only one photolithographic mask is applied which forms a first trench (11) and a second trench (12). A collector region (21) is formed self-aligned in the first trench (11) and the second trench (12). A base region (31) is formed self-aligned on a portion of the collector region (21), which is in the first trench (11). An emitter region (41) is formed self-aligned on a portion of the base region (31). A contact to the collector region (21) is formed in the second trench (12) and a contact to the base region (31) is formed in the first trench (11). The fabrication of the bipolar transistor may be integrated in a standard CMOS process.Type: ApplicationFiled: April 24, 2006Publication date: September 25, 2008Applicant: NXP B.V.Inventors: Philippe Meunier-Beillard, Erwin Hijzen, Johannes J.T.M. Donkers, Francois Neuilly