Patents by Inventor François Roy
François Roy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978756Abstract: An electronic device includes a substrate semiconductor wafer with semiconductor portions separated from one another by through-passages. Electronic circuits and a dielectric layer with a network of electrical connections are formed at a front face of the substrate semiconductor wafer. Electrically conductive fillings are contained within the through-passages and are connected to the network of electrical connections. Interior dielectric layers for anti-diffusion protection are provided in the through-passages between the electrically conductive fillings and the semiconductor portions. Back side dielectric layers are joined to the interior dielectric layers.Type: GrantFiled: December 21, 2020Date of Patent: May 7, 2024Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Sonarith Chhun
-
Publication number: 20240128289Abstract: The present disclosure concerns an image sensor including a plurality of pixels, each including: a doped photosensitive region of a first conductivity type extending vertically in a semiconductor substrate; a charge collection region more heavily doped with the first conductivity type than the photosensitive region, extending vertically in the substrate from an upper surface of the substrate and being arranged above the photosensitive region; and a vertical stack including a vertical transfer gate and a vertical electric insulation wall, the stack crossing the substrate and being in contact with the charge collection region, the gate being arranged on the upper surface side of the substrate and penetrating into the substrate deeper than the charge collection region.Type: ApplicationFiled: December 20, 2023Publication date: April 18, 2024Applicant: STMicroelectronics (Crolles 2) SASInventors: Francois ROY, Andrej SULER
-
Patent number: 11961868Abstract: A back side illuminated image sensor includes a pixel formed by three doped photosensitive regions that are superposed vertically in a semiconductor substrate. Each photosensitive region is laterally framed by a respective vertical annular gate. The vertical annular gates are biased by a control circuit during an integration phase so as to generate an electrostatic potential comprising potential wells in the central portion of the volume of each doped photosensitive region and a potential barrier at each interface between two neighboring doped photosensitive regions.Type: GrantFiled: May 17, 2023Date of Patent: April 16, 2024Assignee: STMicroelectronics (Crolles 2) SASInventor: Francois Roy
-
Patent number: 11911792Abstract: A capacitive transducer is provided. The capacitive transducer includes a plate including a protruding center mass and a substrate with a center depression configured to accept the center mass. The capacitive transducer also includes a first electrode coupled to a non-horizontal edge surface of the center mass and a second electrode coupled to a non-horizontal edge surface of the center depression. The capacitive transducer further includes a third electrode coupled to a horizontal edge surface of the center mass and a fourth electrode coupled to a horizontal edge surface of the center depression. The plate is coupled to the substrate at least along an outer perimeter area of the plate and the substrate.Type: GrantFiled: January 12, 2021Date of Patent: February 27, 2024Assignee: GE Precision Healthcare LLCInventors: Rupak Bardhan Roy, Edouard Da Cruz, Frederic Lanteri, Omid Farhanieh, Jean-François Gelly, Flavien Daloz
-
Patent number: 11901381Abstract: The present disclosure concerns an image sensor including a plurality of pixels, each including: a doped photosensitive region of a first conductivity type extending vertically in a semiconductor substrate; a charge collection region more heavily doped with the first conductivity type than the photosensitive region, extending vertically in the substrate from an upper surface of the substrate and being arranged above the photosensitive region; and a vertical stack including a vertical transfer gate and a vertical electric insulation wall, the stack crossing the substrate and being in contact with the charge collection region, the gate being arranged on the upper surface side of the substrate and penetrating into the substrate deeper than the charge collection region.Type: GrantFiled: July 9, 2020Date of Patent: February 13, 2024Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Andrej Suler
-
Publication number: 20240001230Abstract: Some implementations of this application are directed to a server system including one or more CPUs, a plurality of GPUs, main dynamic memory storing programs and data for use by the CPUs and/or GPUs during program execution, a static memory pool stored in a non-volatile memory, and a memory controller configured to manage the static memory pool. Each of the GPUs includes a local cache and is configured to access the static memory pool via the memory controller. The server system executes a plurality of gaming sessions for a gaming title in parallel on the one or more CPUs. Each of the plurality of gaming sessions is associated with a static data item stored in the static memory pool, and requires a graphics operation executable by a respective GPU using the static data item.Type: ApplicationFiled: September 7, 2023Publication date: January 4, 2024Inventors: Paul Lalonde, Jean-François Roy, Paul Leventis
-
Patent number: 11813521Abstract: Some implementations of this application are directed to a server system including one or more CPUs, a plurality of GPUs, main dynamic memory storing programs and data for use by the CPUs and/or GPUs during program execution, a static memory pool stored in a non-volatile memory, and a memory controller configured to manage the static memory pool. Each of the GPUs includes a local cache and is configured to access the static memory pool via the memory controller. The server system executes a plurality of gaming sessions for a gaming title in parallel on the one or more CPUs. Each of the plurality of gaming sessions is associated with a static data item stored in the static memory pool, and requires a graphics operation executable by a respective GPU using the static data item.Type: GrantFiled: March 29, 2021Date of Patent: November 14, 2023Assignee: GOOGLE LLCInventors: Paul Lalonde, Paul Leventis, Jean-François Roy
-
Publication number: 20230361241Abstract: An optoelectronic device is manufactured by an epitaxial growth, on each first layer of many first layers spaced apart from each other on a first support, wherein the first is made of a first semiconductor material, of a second layer made of a second semiconductor material. A further epitaxial growth is made on each second layer of a stack of semiconductor layers. Each stack includes a third layer made of a third semiconductor material in physical contact with the second layer. Each stack is then separated from the first layer by removing the second layer using an etching that is selective simultaneously over both the first and third semiconductor materials. Each stack is then transferred onto a second support. Each of the first and third semiconductor materials is one of a III-V compound or a II-VI compound.Type: ApplicationFiled: April 27, 2023Publication date: November 9, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Francois ROY
-
Publication number: 20230330533Abstract: This application is directed to a method of managing processing capability of a server system having one or more processing cores that further include multiple processing slices. Upon receiving requests to initiate online gaming sessions, the server system allocates each processing slice of the processing cores to a subset of the online gaming sessions to be executed thereon. A first processing slice is allocated to a first subset of the online gaming sessions including a first gaming session and a second gaming session. At the first processing slice, a time-sharing processing schedule is determined for the first subset of the online gaming sessions. In accordance with the time-sharing processing schedule, the first and second gaming sessions share a duty cycle of the first processing slice, and are executed dynamically and in parallel according to real-time data processing need of the first and second gaming sessions.Type: ApplicationFiled: June 23, 2023Publication date: October 19, 2023Inventors: Clinton Smullen, Dov Zimring, Jani Huoponen, Aki Kuusela, Jean-Francois Roy, Paul Lalonde, Paul Leventis
-
Publication number: 20230325966Abstract: A graphics pipeline cache reconstruction operation is implemented to reconstruct one or more graphics pipeline caches for a current client gaming session based on one or more pipeline structures. The pipeline structures each represent a graphical object rendered during a respective previous client gaming session and are used to reconstruct one or more graphics pipeline caches that include graphics pipeline cache objects related to the graphical objects of the pipeline structures. These graphics pipeline cache objects are used to initialize one or more graphics pipelines used to render the graphical objects in a gaming application for a current client gaming session.Type: ApplicationFiled: June 16, 2023Publication date: October 12, 2023Inventors: Robert Fraser, Chetan Kakkar, Derek Bulner, Jean-François Roy, Kevin Moule, Nicholas Deakin
-
Publication number: 20230301248Abstract: The present techniques generally concern techniques for managing horticultural load shedding. A system includes a plurality of horticultural light sources powered by an electrical utility, the plurality of horticultural light sources being disposed in a horticultural structure to irradiate at least one plant or crop; a control module in data communication with the electrical utility, the control module being adapted to receive information associated with at least one load shedding event and, in response thereto, produce a control signal; and a rendering module adapted to receive and process the control signal; and send illumination instructions to the plurality of horticultural light sources to adjust an emission profile of the plurality of horticultural light, thereby mitigating potentially negative effects on said at least one plant or crop growth. A method is also provided.Type: ApplicationFiled: March 21, 2023Publication date: September 28, 2023Applicant: SOLLUM TECHNOLOGIES INC.Inventors: Louis BRUN, Francois ROY-MOISAN, Jacques POIRIER, Gabriel DUPRAS, Marc TREMBLAY, Florence LONGPRE
-
Publication number: 20230290801Abstract: A back side illuminated image sensor includes a pixel formed by three doped photosensitive regions that are superposed vertically in a semiconductor substrate. Each photosensitive region is laterally framed by a respective vertical annular gate. The vertical annular gates are biased by a control circuit during an integration phase so as to generate an electrostatic potential comprising potential wells in the central portion of the volume of each doped photosensitive region and a potential barrier at each interface between two neighboring doped photosensitive regions.Type: ApplicationFiled: May 17, 2023Publication date: September 14, 2023Applicant: STMicroelectronics (Crolles 2) SASInventor: Francois ROY
-
Patent number: 11758633Abstract: Methods and systems are provided for generating a dynamic lighting scenario over a scenario timeline using solid-state light emitters. The method can include a step of providing a plurality of lighting reference points in the dynamic lighting scenario, each lighting reference point having an associated reference illumination state to be achieved at a corresponding reference moment of the scenario timeline. The method can also include a step of determining a plurality of sets of reference control parameters for the solid-state light emitters, each set of reference control parameters for producing the reference illumination state associated to a corresponding one of the plurality of lighting reference points. The method can also include driving the solid-state light emitters based on the plurality of reference control parameters to generate the dynamic lighting scenario.Type: GrantFiled: November 15, 2019Date of Patent: September 12, 2023Assignee: SOLLUM TECHNOLOGIES INC.Inventors: Gabriel Dupras, Jacques Poirier, François Roy-Moisan, Charles Smith, Alban Derville, Danny Bouthot, Louis Brun, Guillaume Tourville
-
Patent number: 11736826Abstract: A pixel includes: a detection node; a first normally on transistor connected between the detection node and a rail for applying a first potential; and a second transistor whose gate is connected to the detection node. An image sensor includes a plurality of the pixels and a control circuit configured to apply, during for a phase of initializing the detection node, the first potential to the gate of the first transistor.Type: GrantFiled: June 25, 2020Date of Patent: August 22, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Francois Roy, Thomas Dalleau
-
Patent number: 11727531Abstract: A graphics pipeline cache reconstruction operation is implemented to reconstruct one or more graphics pipeline caches for a current client gaming session based on one or more pipeline structures. The pipeline structures each represent a graphical object rendered during a respective previous client gaming session and are used to reconstruct one or more graphics pipeline caches that include graphics pipeline cache objects related to the graphical objects of the pipeline structures. These graphics pipeline cache objects are used to initialize one or more graphics pipelines used to render the graphical objects in a gaming application for a current client gaming session.Type: GrantFiled: September 23, 2021Date of Patent: August 15, 2023Assignee: GOOGLE LLCInventors: Robert Fraser, Chetan Kakkar, Derek Bulner, Jean-François Roy, Kevin Moule, Nicholas Deakin
-
Publication number: 20230248258Abstract: It is described a system and a method for respiratory activity analysis comprising the use of Respiratory Inductance Plethysmography (RIP). In particular, a wearable system for extracting physiological parameters of a person by measuring at least one plethysmographic signal is disclosed. The system comprises: a wearable garment fitting a body part of the person; at least one wire supported by or embedded into the garment, each wire forming a loop around the body part when the person wears the garment for measuring a plethysmographic signal; and an electronic device supported by or fixed on the garment and including a Colpitts oscillator connected to each wire loop, wherein the Colpitts oscillator has an optimal frequency band from 1 MHz to 15 MHz for extracting the plethysmographic signal measured by each wire, the electronic device converting analog information measured by the Colpitts oscillator into digital analyzable information.Type: ApplicationFiled: April 19, 2023Publication date: August 10, 2023Inventors: Jean-Francois Roy, Pierre-Alexandre Fournier, Charles Robillard, Robert Corriveau, Simon Dubeau, Antoine Gagne-Turcotte, David Khouya
-
Patent number: 11706860Abstract: A computer implemented method for managing horticultural lighting scenarios including the steps of receiving lighting scenarios and storing lighting scenario attributes thereof in a data storage; transmitting the lighting scenarios to a horticultural structure for deployment on at least one horticultural lighting apparatus; acquiring runtime data generated during the execution of the lighting scenarios and storing the runtime data on the data storage.Type: GrantFiled: April 22, 2022Date of Patent: July 18, 2023Assignee: SOLLUM TECHNOLOGIES INC.Inventors: Gabriel Dupras, Francois Roy-Moisan, Jacques Poirier, Charles Smith, Louis Brun, Patrick Menard, Marc Tremblay
-
Patent number: 11701587Abstract: This application is directed to a method of managing processing capability of a server system having one or more processing cores that further include multiple processing slices. Upon receiving requests to initiate online gaming sessions, the server system allocates each processing slice of the processing cores to a subset of the online gaming sessions to be executed thereon. A first processing slice is allocated to a first subset of the online gaming sessions including a first gaming session and a second gaming session. At the first processing slice, a time-sharing processing schedule is determined for the first subset of the online gaming sessions. In accordance with the time-sharing processing schedule, the first and second gaming sessions share a duty cycle of the first processing slice, and are executed dynamically and in parallel according to real-time data processing need of the first and second gaming sessions.Type: GrantFiled: November 8, 2021Date of Patent: July 18, 2023Assignee: GOOGLE LLCInventors: Clinton Smullen, Dov Zimring, Jani Huoponen, Aki Kuusela, Jean-Francois Roy, Paul Lalonde, Paul Leventis
-
Patent number: D1007875Type: GrantFiled: August 20, 2021Date of Patent: December 19, 2023Inventor: Francois Roy
-
Patent number: D1025924Type: GrantFiled: June 27, 2022Date of Patent: May 7, 2024Assignee: CARRE TECHNOLOGIES INC.Inventors: Marc Castanet, Sylvain Duchesne, Pierre-Alexandre Fournier, Robert Katz, Jean-François Roy