Patents by Inventor Franco Stellari
Franco Stellari has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160116534Abstract: A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.Type: ApplicationFiled: December 31, 2015Publication date: April 28, 2016Inventors: Dzmitry S. Maliuk, Franco Stellari, Alan J. Weger, Peilin Song
-
Patent number: 9261561Abstract: A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.Type: GrantFiled: May 27, 2015Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Dzmitry S. Maliuk, Franco Stellari, Alan J. Weger, Peilin Song
-
Publication number: 20160003902Abstract: A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.Type: ApplicationFiled: May 27, 2015Publication date: January 7, 2016Inventors: Dzmitry S. Maliuk, Franco Stellari, Alan J. Weger, Peilin Song
-
Patent number: 9229044Abstract: PICA test methods are shown that includes forming semiconductor devices having proximal light emitting regions, such that the light emitting regions are grouped into distinct shapes separated by a distance governed by a target resolution size; forming logic circuits to control the semiconductor devices; activating the one or more semiconductor devices by providing an input signal; and suppressing light emissions from one or more of the activated semiconductor devices by providing one or more select signals to the logic circuits.Type: GrantFiled: May 3, 2012Date of Patent: January 5, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Herschel A. Ainspan, Seongwon Kim, Franco Stellari, Alan J. Weger
-
Publication number: 20150247892Abstract: A method for characterizing an integrated circuit that includes ramping the supply voltage to an integrated circuit as a function of time for each of the transistors in the integrated circuit, and measuring a power supply current for the integrated circuit during the ramping of the power supply voltage. The measured peaks in the power supply current are a current pulse that identifies an operation state in which each of the transistors are in an on state. The peaks in the power supply current are compared to the reference peaks for the power supply current for a reference circuit having a same functionality as the integrated circuit to determine the integrated circuit's fitness.Type: ApplicationFiled: February 28, 2014Publication date: September 3, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Raphael P. Robertazzi, Peilin Song, Franco Stellari
-
Patent number: 9086457Abstract: A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.Type: GrantFiled: March 26, 2013Date of Patent: July 21, 2015Assignee: International Business Machines CorporationInventors: Dzmitry Maliuk, Franco Stellari, Alan J. Weger, Peilin Song
-
Patent number: 9081049Abstract: PICA test circuits are shown that include a first transistor and a second transistor laid out drain-to-drain, such that a gap between respective drain regions of the first and second transistors has a minimum size allowed by a given fabrication technology.Type: GrantFiled: August 28, 2013Date of Patent: July 14, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Herschel A. Ainspan, Seongwon Kim, Franco Stellari, Alan J. Weger
-
Patent number: 9075106Abstract: An emission map of a circuit to be tested for alterations is obtained by measuring the physical circuit to be tested. An emission map of a reference circuit is obtained by measuring a physical reference circuit or by simulating the emissions expected from the reference circuit. The emission map of the circuit to be tested is compared with the emission map of the reference circuit, to determine presence of alterations in the circuit to be tested, as compared to the reference circuit.Type: GrantFiled: July 30, 2009Date of Patent: July 7, 2015Assignee: International Business Machines CorporationInventors: Kerry Bernstein, James Culp, David F. Heidel, Dirk Pfeiffer, Anthony D. Polson, Peilin Song, Franco Stellari, Robert L. Wisnieff
-
Publication number: 20140303917Abstract: Methods and systems for estimating arrival time of switching events include measuring two or more emission events from a device under test under different skew conditions. The two or more emission events are close in time and space when no skew condition is applied. The measured waveforms of the two or more emission events are analyzed with associated skew conditions to determine a skew value that corresponds with a time separation between the two or more emission events.Type: ApplicationFiled: April 4, 2013Publication date: October 9, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Franco Stellari
-
Publication number: 20140298128Abstract: A scan chain latch circuit, a method of operating a latch circuit in a scan chain, and a computer-readable medium having stored thereon a data structure defining a scan chain latch circuit for instantiation on a semiconductor die are disclosed. In an embodiment, the scan chain latch circuit comprises a first latch for holding one data value, a second latch for holding another data value, and a multiplexor. The one data value is applied to a first data input of the multiplexor and the another data value is applied to a second data input of the multiplexor. An alternating clock signal is applied to a select input of the multiplexor to control the output of the multiplexor, wherein the output of the multiplexor toggles between the two data values held in the two latches at a defined frequency.Type: ApplicationFiled: March 26, 2013Publication date: October 2, 2014Applicant: International Business Machines CorporationInventors: Dzmitry Maliuk, Franco Stellari, Alan J. Weger, Peilin Song
-
Publication number: 20140207396Abstract: Systems for reliability testing include a picometer configured to measure a leakage current across a device under test (DUT); a camera configured to measure optical emissions from the DUT based on a timing of the measurement of the leakage current; and a test system configured to apply a stress voltage to the DUT and to correlate the leakage current with the optical emissions using a processor to determine a time and location of a defect occurrence within the DUT by locating instances of increased noise in the leakage current that correspond in time with instances of increased optical emissions.Type: ApplicationFiled: July 9, 2012Publication date: July 24, 2014Applicant: International Business Machines CorporationInventors: Jifeng Chen, Dirk Pfeiffer, Thomas M. Shaw, Peilin Song, Franco Stellari
-
Publication number: 20140176183Abstract: PICA test circuits are shown that include a first transistor and a second transistor laid out drain-to-drain, such that a gap between respective drain regions of the first and second transistors has a minimum size allowed by a given fabrication technology.Type: ApplicationFiled: August 28, 2013Publication date: June 26, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Herschel A. Ainspan, SEONGWON KIM, FRANCO STELLARI, ALAN J. WEGER
-
Patent number: 8750595Abstract: A system and method for registering a layout to a measured image includes generating a predictive reference image from a layout design or portion thereof. The predictive reference image is correlated to a measured image obtained from a device having a corresponding structure for the layout design or the portion thereof. A best match transformation is computed between the predictive reference image and the measured image. The layout design or portion thereof is correlated with the measured image based upon the best match transformation.Type: GrantFiled: October 6, 2010Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventor: Franco Stellari
-
Patent number: 8635582Abstract: A background process installs a system hook for message interception of integrated circuit chip layout display software. A call message is intercepted through the system hook, and current layout coordinates are read from the integrated circuit chip layout display software. A representation of the current layout coordinates is entered into tool control software configured to control a physical tool for analyzing integrated circuits, and the physical tool is controlled with the tool control software. In an “inverse” approach, a background process is used to install at least one system hook for message interception of tool control software configured to control a physical tool for analyzing integrated circuits, and a call message is intercepted through the system hook. Current coordinates are read from the tool control software. A representation of the current coordinates is entered into integrated circuit chip layout display software, and at least a portion of an integrated circuit layout is displayed.Type: GrantFiled: September 12, 2012Date of Patent: January 21, 2014Assignee: International Business Machines CorporationInventors: Franco Stellari, Peilin Song
-
Publication number: 20130345997Abstract: Methods for reliability testing include applying a stress voltage to a device under test (DUT); measuring a leakage current across the DUT; triggering measurement of optical emissions from the DUT based on the timing of the measurement of the leakage current; and correlating measurements of the leakage current with measurements of the optical emissions to determine a time and location of a defect occurrence within the DUT by locating instances of increased noise in the leakage current that correspond in time with instances of increased optical emissions.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: JIFENG CHEN, Dirk Pfeiffer, Thomas M. Shaw, Peilin Song, Franco Stellari
-
Publication number: 20130280828Abstract: PICA test methods are shown that includes forming semiconductor devices having proximal light emitting regions, such that the light emitting regions are grouped into distinct shapes separated by a distance governed by a target resolution size; forming logic circuits to control the semiconductor devices; activating the one or more semiconductor devices by providing an input signal; and suppressing light emissions from one or more of the activated semiconductor devices by providing one or more select signals to the logic circuits.Type: ApplicationFiled: May 3, 2012Publication date: October 24, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: HERSCHEL A. AINSPAN, Seongwon Kim, Franco Stellari, Alan J. Weger
-
Publication number: 20130278285Abstract: PICA test circuits are shown that include a first transistor and a second transistor laid out drain-to-drain, such that a gap between respective drain regions of the first and second transistors has a minimum size allowed by a given fabrication technology; a first NOR gate having an output connected to the drain region of the first transistor and accepting a first select signal and an input signal; and a second NOR gate having an output connected to the drain region of the second transistor and accepting a second select signal and the input signal. One of said NOR gates biases the connected transistor's drain region, according to the select signal of said NOR gate, to inhibit an optical emission when said connected transistor is triggered.Type: ApplicationFiled: April 20, 2012Publication date: October 24, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: HERSCHEL A. AINSPAN, SEONGWON KIM, FRANCO STELLARI, ALAN J. WEGER
-
Patent number: 8412993Abstract: A method for adjusting timing of multiple cores within an integrated circuit includes selecting a reference core and a target core from among a plurality of cores of an integrated circuit. Self-test circuitry of the integrated circuit is used to generate a response signature for each of the reference core and the target core. The response signature of the reference core is compared with the response signature of the target core. A local clock buffer of the target core is adjusted until the response signature of the target core matches the response signature of the reference core.Type: GrantFiled: May 27, 2010Date of Patent: April 2, 2013Assignee: International Business Machines CorporationInventors: Peilin Song, Franco Stellari
-
Publication number: 20130061199Abstract: A background process installs a system hook for message interception of integrated circuit chip layout display software. A call message is intercepted through the system hook, and current layout coordinates are read from the integrated circuit chip layout display software. A representation of the current layout coordinates is entered into tool control software configured to control a physical tool for analyzing integrated circuits, and the physical tool is controlled with the tool control software. In an “inverse” approach, a background process is used to install at least one system hook for message interception of tool control software configured to control a physical tool for analyzing integrated circuits, and a call message is intercepted through the system hook. Current coordinates are read from the tool control software. A representation of the current coordinates is entered into integrated circuit chip layout display software, and at least a portion of an integrated circuit layout is displayed.Type: ApplicationFiled: September 12, 2012Publication date: March 7, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Franco Stellari, Peilin Song
-
Patent number: 8331726Abstract: A method, system and computer program product are disclosed for creating an image from a device. In one embodiment, the method comprises acquiring first and second images from the device, said first and second images having overlapping portions, and estimating said overlapping portions to obtain an approximate shift amount to align approximately said first and second images. This method further comprises analyzing the overlapping portions, using a defined cross-correlation algorithm, to calculate a precise shift amount to align the first and second images; and using said precise shift amount to join the first and second images together. In one embodiment, an optical system is used to acquire the images, a stage is used to move either the device or the optical system to acquire the first and second images, and the estimating includes using movement of the stage to estimate the overlapping areas.Type: GrantFiled: June 29, 2009Date of Patent: December 11, 2012Assignee: International Business Machines CorporationInventors: Franco Stellari, Peilin Song